

Ahmadullah University of Science and Technology
Department of computer Science and Engineering

Course no: CSE 3117

Course Title: Microprocessor and Microcontroller

Assignment: 01

Date of submission: 22.06.2024

Submitted by,

Name: Bappy Chandra Debnath

ID: 20210204074

Section: B

Ans to the Q. No-1

(i) Given that $DS = 0402H$

In binary $(0000\ 0100\ 0000\ 0010)_2$

$$\therefore RPL = (10)_2 = 2$$

$$\begin{aligned}\text{here access right} &= (F2)_{16} \\ &= (1110\ 0010)_2\end{aligned}$$

$$\therefore DPL = (11)_2 = 3 \quad \underline{A}$$

(ii) Ans: RPL is greater ^{or equal} to DPL value then
privilege segment will
~~allow access or equal to DPL value~~

In there 10 is higher and 11 is lower in
privilege level, so the segment is allowed to
access.

(iii) Given that, $Base = (101010)_{16}$, $Limit = 00FF$

$$\begin{aligned}\text{Ending address} &= Base + Limit \\ &= 101010 + 00FF \\ &= (10110F)_{16} \quad \underline{A}.\end{aligned}$$

Ans to the Q. No-2

Given that, selector = 1012H

0000 EF 101100 FFFF H

selector in binary: 000100000001 0101

here, RPL = 10, DPL = 11

$RPL > DPL$

so that the segment can be accessible according to its privilege level.

Base = 101100H; limit = FFFFH

Ending Address = 101100H
FFFF


1110FFH.

SA = 101100H, EA = 1110FFH.

Ans to the Q. No-3

Access Right = (EB)H

= (1110 0110)



- 0 → describes data segment
- 1 → segment expands downwards
- 1 → segment read/write
- 0 → segment not accessed.

Ans to the Q No-4

→ The LDT selector is a value stored in the LDT R. the LDT selector points to the LDT descriptor within the GDT. The LDT selector is used to index into the GDT and retrieve the LDT descriptor. The LDT descriptor in the GDT contains the base address and limit of the LDT. The structure of the LDT. The structure of the LDT descriptor is similar to the other that of other segment descriptors. Base address distribute across the descriptor fields. Where base address is obtained by combining Base low, Base high, Base mid fields.

Ann to a No. 5

In the flat mode memory addressing the term "40 bit linear address" refers to the size of the addressable memory space. The reason for having only 40 bit addressing in some system is due to the specific design and capabilities of processor memory management unit.

(i) Processor Design: The width of the address bus in a processor determines the maximum range of memory it can address directly.

(ii) Memory requirement: At the time when certain processor were designed it was not anticipated that system would need to address more than 1TB of memory directly making a 40 bit address space sufficient.

(iii) Efficiency: Using small address space can lead to more effective use of memory and cache resource within the processor.

Ans to Que Q: No-6

segment register

Descriptor cache

Base	Limit	Address

descriptor table address

	Address	Limit
	Address	Limit


GDT
IDTR

we know that the global descriptors contain segment definition that apply to all programs. registers can access 16 bit. But base address is greater than 16 bit. That's why we use GDT application segments. For locating the starting address one register is used it's called GDT (Global Descriptor table register). This register stores starting base address and limit. Then we can access any description for use.

Ans to Q. No. 7

Given that 32 bits data bus and 4 GB memory.

$$\frac{32}{8} = 4 \text{ bank}$$



A memory bank is a unit of memory that can be accessed independently. To optimize the data flow we want to arrange the memory in such a way that allow for the most efficient use of the 32-bit data bus.

Ans to Q. No. 8

Given that, Base: 01000000 H

Limit: 0FFFFFFF H

where $G = 4$


so the limit = 0FFFFFFF H

∴ finding address: $(01000000 + 0ffff fff) H$
 $= 10ffff ff$ A.

Ans to Que Q: No-9

→ The ASYNC input selects one stage of synchronization when it is a logic 1 and two stages when it is a logic 0. If one stage is selected, then the RDY signal is kept from reaching the 8086/8088 READY pin until the next negative edge of the clock. If two stages are selected, the first positive edge of the clock capture RDY in the first flip-flop. The output of this flip-flop is fed to the second flip-flop. So on the next negative edge of clock, the second flip-flop captures the

Ans to Q. No 10



A circuit used to introduce almost any number of wait states for the 8086/8088 microprocessor. Here an 8-bit serial shift register shifts a logic 0 for one or more clock periods from one of its 8 outputs through to the RDY₁ input of the 8284A with appropriate strapping, this circuit can provide various numbers of wait states.

Notice also how the shift register is cleaned back to its starting point. The output of the register is forced high when the \overline{RD} , \overline{WR} and \overline{INTA} pin are logic 1. These three signals are high until state T_2 . So the shift register shifts for the first time when the positive edge of the T_2 arrives. If one unit is desired, output Q_B is connected to the OR gate. If two units are desired, output Q_C is connected and so forth. Notice in above figure that this circuit does not always generate wait states. It is enable from the memory only. For memory device just require the inversion of waits. If the selection signal from a memory device is a logic 0, the device is selected then the circuit will generate a wait state.