Absanullah University of Science & Technology
Department of computer Science & Engineering

Course no: CSE 3117

Course Title: Microprocesson & Microcontroller

Assignment: 01

Date of Submission: 22.06.2024

Submitted by

Name: Mobarak Hossan Refat

ID : 20210204085

section: B

1. Use the value of DS=0402H register and the descriptor (in Hex code) information given in Table I to answer the Question

Table I: Descritore Table

0000		E2	10
1010		00FF	
32	16	15	0

(RPL) and Descriptor Privilege Level (DPL)

.. RRL =
$$(10)_2 = 2$$

Access right = $(E2) H$
= $(1110 \ 0010)_2$

(i) Is the signent allowed to access?

As RPL is greater in privillege segment will allow access.

(ii) Calculate the Starting and ending memory address in a protected mode of the 80286-microprocessor.
Bustom.

=>
Starling address = Base = (101010) H
ending 11 = Base + 1 i mi +
= 101010 + 00 FF
= (10110F) H

2) Find out the segment starting and Ending Address, and whether the segment can be accessible according to its privilege level.

Descriptor Information (64 bits): 0000 EE 101100 FFFF H Selector; 1012H

=> DPL is the 6th and 5th bit of access Right.

Access right = (EE) 16 = 1110 1110

. . DPL = 11

Selector = (1012)16

= (000 | 0000 0001 0010)2

RPL = 10

As RPL > DPL in privilege, the segment an be accessible.

Dose is the starting Address,

:. Starling Address = (101100),6
given · limit = (FFFF),6

: Ending Address=(101100+ FFFF)16 =(1110FF)16

3 Explain An 80286 micro processor has 64-bit descriptions. The information is as follows:

0000 E6 10 1000 FFFF Explain the Access Right bits.

Access Right = (E6) H = (1110 01160)

Segment contains valid base & limit

Descriptor privillege level is 3

System descriptor

0 -> describes data sigment

1 -> segment enpands downwards

1 -> segment may read /write

0 -> segment not accessed.

- 1) Explain the way to locate the starting address of the local Descriptor. Table (LDT).
- => The local To locate LDT standing address lets we have to Pollow these Steps:
- 1) Identify the LDT selector: The LDT selector is a value stored in the LDTR. The LDT selector points to the LDT descriptor within the GDT.
- 2) Retrive the LDT Descriptor from the GDT: The LDT selector is used to index into the GDT and retrive the LDT descriptor.
- Bestruct the bose oddress and limit from the LDT Descriptor: The LDT descriptor in the GDT contains the Bose address and limit of the LDT. The structure of the LDT descriptor is similar to that of other segment descriptors.

 Bose address distributed across the descriptor fields. Where Bose address is obtained by combining, Boselow, Bose mid and Bose high fields. Limit is obtained by combining limit low and limit high and considering the granularity bit.

- (5) Why one there only to bit, linear address in flat mode memory addressing? Explain.
- => The memory system in a pentium-based computer that uses the G4-bit extensions uses a flot model memory system. A flot model memory system in one in which there is no segmentation. The address of the first byte in the memory is at 00 0000 0000 H and the last location is at FF FFFF FFFFH (address is 40 bits). The flot model does not use a segment register to address a location in the memory. The CS segment register is used to select a descriptor from the descriptor table that defines the accept rights of only a code segment.

In Bummary, the 40-bit linear address in flat mode memory addressing are a result of the achitectural choices made in the design. While the full 64-bit range provides a theoretical maximum, practical implementation and current technology constraints limit physical addressing to 40 bits. This provides a substantial memory space while kepping the system design feasible and efficient.


6. Explain the way to tocals the standing address (bne limit) of the Goldbal Deneriptor Table (GDT)

=> The gobal descriptors contain segment defination that apply to all programs.

segment regin	store	Descriptor cache			
•		Buse add.	limit	Ald ress	
		-	-	-	
	descript	lore table ad	dross		
GIDTR 1	13d ness	limit			
IDTR -					

we know that our negisters are 16 bit. but the base address is greter then 16 bit. 80, we can not access the base address in negister. 80. we use GDT atoning applications segment for locating the starting address one negister is used. It is called GDTR (Global Descriptor table negister). This negister Stone base address and limit. Then we can access any descriptor now for use.

7. 80386 DX has 32 bits data bus and 400 memory.
How many banks of memory will be optimized the data flow between microprocessor and memory system. Explain your on s



A memory bank is a unit of memory that can be accessed independently. To optimize the data flow, we want to average the memory in such a way that allows for the most efficient use of the 32-bit data bus. Each bank should be able to provide 32 bits of data to match the width of the data bus.

(8) A come of descriptory contains a base address of 01000000, a limit of OFFFFH, and G=1, what are the starting and ending locations addressed by descript => Descriptory has:

Base: 010000000H and limit = OFFFFH

when, G=1

append limit indescriptor by FFFH


80. actual limit = OFFFFFFFH

80, Starling location address = 01000000 Hand ending n = (01000000 + 0FFFFFF)H= 10FFFFFFH

@. Explain the activity of the ASYNC signal to generale READY synchronization circuit in 8086.

=> The ASYNC input selects one stage of Synchronization when it is a logic 1 and two stages when it is a
logic 0. If one stage is selected, then the RDY signal
is kept from reaching the 8086 /8088 READY pin
until the next negative edge of the clock. If two
stages are selected, the first positive edge of
the clock capture RDY in the first flip-flop. The
output of this flip-flop is fed to the second flipplop. 80. on the next negative edge of clock, the
accord flip-flop capture, RDV.

10. Explain the activity of the Shift Register (LS164) to generale the number of wait states.



Above figure illustrates a cincuit used to introduce obmost any number of wait states for the 8086/8088, micro processons. Here, an 8-bit serial shift register (74LS164) Shift a logic o for one on more clock periods from one of its a output through to the RDV1 input of the 8284A. With appropriate 8tropping, this cincuits can provide various numbers of wait states. Notice also how the Shif register is cleared back to its starting point. The output of the register is forced high when the RD, with and INTA Pins are all logic 1. These three

Signals are high until 8tate 'Tz, 80. The Shif register shifts for the first time when the positive edge of the Tz arrives. If one wait is desired, output QB is connected to the OR gate. If two waits are desired, output Qe is connected and so fade above

Notice in Nigure that this circuit does not always generate wait states. It is enabled from the memory only for memory device that require the insertion of waits. If the selection signal from a memory device is a logic O, the device is selected; then the circuit will generate a wait state.