Ahranullah University of Science and Technology Department of computer Science and Engineering

Course no : CSE 3117

Course Title: Microprocessor and Microcontroller

Annignment: 01

Data of Subminsion: 22.06.2024

submitted by,

· Name: Bappy Chandra Debroth

ID: 20210204074

Section: B

Ann to the 2. NO-1

(i) Riven that DS = 0402H

In binary (0000 0100 0000 0010) B

-: RRL = (10)2 = 2

here access night = (F1) ff = (11100010)2

: DPL = (11)2 = 3 A

Ano: RPL is greater in privillege regment will allow access on equal to DPL value

To there to is higher and 11 is tower in privilege level, so the regment is allowed to access.

Ciii) aiven tuat, Bane = (101010)H, Limit = 00FF

Ending addness = Bosse + limit.

= 101010+00FF

= (10110F)H.A.

Ann to the a NO-2

0000 EF 101100 FFFF H

selector in binary: 000100000001 00101 were, RPL= 10; DPL=11

RPL>DPL

so that the regment can be a cernèble accordinate to its privilege level.

Bare = 10 1100 tl; limit = FFFF H

frding Address = 101100H

1110tt A.

8A= 10/100A; EA= 1110FFH..

Ana to the a. NO-3

A ccen Right = (E6) H = (1110 0110)

Segment des eniptors

> segment des eniptors

> segment contains velid

bore (limit.

0 → der criber data regment 1 → segment expands down words 1 → segment read/write 0 → segment ordnot a e evered.

Ano to the a No-4

-> the LDT selectors in a value whome I in the LDTR. the LDT selection point to the LDT des eniptor mithout the ODT. The LDT relector in used to index into the out and netrive the LDT descripton. The LDT descripton in the apt contains the Bone address and limit of the LDT. The structure of the LDT. the structure of the LDT des eriptor is similar. to the often that of other regment descriptors Bone addruss déstribute across tue descriptor files. Where some address in obtained by combining Barelow, Bare high, Baro mid fields.

Ann to a No. 5

In the flat mode memony addressing the tenm "40 bit linear address refer to the nite of the addressable memony space. The reason for having any 40 bit addressing in some system is the to the specific lesign and capabilities of procession memory, management unit

- (i) procession Design: the midth of the address bus in a procession determines the made mum range of memory it can address directly.
- (ii) momony requestment: At the time when contoin processor where designed it was not anticipated that of them would need to address more that the of memory directly making a 40 bit address space sufficient.
- tiù Efficiency: uning small address space can bord to mone esfactive use of memory and cache re nounce within the procession.

Ann to the D: No-6

segment negantur	Dencriptor cache		
	Bone	limit	Aggress
		-	

descriptor table address

QDTR Address Limit

IDTR


we know that the gobal descriptorn contain regiment de fination that opply to all programs. registered can access 16 bit. But home address in gratere then 16 bit. That why we use after applied on register for locating the stanting address one negister in used its colled GDTR (Global Markey).

De scriptor table register) this register stork markey.

Those address and limit then we can access any discorded for the weekens

Ann to 0. No. 7

Riven puot 32 bits dota bus and 4 or memory.



A memory bank in a cenid of memory dual ean be accented independently to optimite the data flow we wond to arrange sue memory in such a way fund allow for the most efficient un of the 32 - bit data bur.

Ann to a. Nor8

Order Dust, Bore: 01000000 H

limit: Offff H

achen Gr= 4


to fae lont = OFFFFFF

: Ending a delinear: (01000000 + offff fff) #= 10ffffff.

Ann to the a: No-9

-> The ASYNC input selects one stage of synchron. ration when it is a logic of and temp stages when it is a logic O. If one stage is related, then the RDY signal is kept from reaching the 8086/ 8088 READY pen centil the next negative edge of the clock. It thus stages are releated, the tent positive edge of the elock capture RDY in the first flip stop the output of this thip. Alop in ted to the record thip flop, so no tre next regative edge of clock, the record flip-flop capture tok

Ama to & NO 10



A circuit used to introduce almost any number of wait states for the 80 86/9088 micro processor. Here an 8-bit serial shipt register thift a logic o for one or more clock peniods from one of the & subject timough to the RPYL input of the 8284 p with oppusprients strapping, this einevit ear provide various number of wait states.

Notice also how the shift negister is cleaned back to its stanking point the output of the negenten in forced high when the RD, WR and. INTA pin one logic 1. Those three nignals one sign until state T2. so the shif register shifts for ten first time when the positive edge of the T2 arriver . If and wit in desined routput OB. en connected to the OR gate . It towo waits one desired, output ac in connected and no forth. Notice in above figure quat this circuit does not always genoral celait states. It is enable from the memory only. for memory device such require sue inversion. of maits . If the relection riginal from a memony device in a logic o, the device In related then the einem's will generate a wait state.