
Project: 32-bit Single Cycle Processor Development and Testing

ECE5480/4480 Computer Architecture and Organizations

Overview

- A single cycle processor was designed and implemented previously
 - The Verilog models can be simulated as is in ModelSim without any modifications
 - Only a small portion of the MIPS ISA was implemented
- The block diagram and instruction set implemented are given in more details in the three slides that follows



List of implemented instructions

1	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 syntax									
						5 4 3 2 1 0	syntax			
R-format	ор	rs	rt	rd	shamt	funct				
addu	0 0 0 0 0 0	operand addr	operand addr	destination	shamt	1 0 0 0 0 1	addu \$rd, \$rs, \$rt			
subu	0 0 0 0 0 0	operand addr	operand addr	destination	shamt	1 0 0 0 1 1	subu \$rd, \$rs, \$rt			
and	0 0 0 0 0 0	operand addr	operand addr	destination	shamt	1 0 0 1 0 0	and \$rd, \$rs, \$rt			
or	0 0 0 0 0 0	operand addr	operand addr	destination	shamt	1 0 0 1 0 1	or \$rd, \$rs, \$rt			
xor	0 0 0 0 0 0	operand addr	operand addr	destination	shamt	1 0 0 1 1 0	xor \$rd, \$rs, \$rt			
sll	0 0 0 0 0 0		operand addr	destination	shamt	0 0 0 0 0 0	sll \$rd, \$rt, shamt			
sra	0 0 0 0 0 0		operand addr	destination	shamt	0 0 0 0 1 1	sra \$rd, \$rt, shamt			
srl	0 0 0 0 0 0		operand addr	destination	shamt	0 0 0 0 1 0	srl \$rd, \$rt, shamt			
slt	0 0 0 0 0 0	operand addr	operand addr	destination	shamt	1 0 1 0 1 0	slt \$rd, \$rs, \$rt			
sltu	0 0 0 0 0 0	operand addr	operand addr	destination	shamt	1 0 1 0 1 1	sltu \$rd, \$rs, \$rt			
jr	0 0 0 0 0 0	\$ra (11111)			shamt	0 0 1 0 0 0	jr			
I-format	op	rs	rt	adı	dress or immediat					
lui	0 0 1 1 1 1		destination	16 bits to	o be placed in upp	lui \$rt, imm				
addui	0 0 1 0 0 1	operand addr	destination			· · ·				
		i operanu auur i	uesunauon		immediate valu	le l	andi \$rt.\$rs.imm			
andi	0 0 1 0 0 1		destination		immediate valu					
andi ori		operand addr				e	addui \$rt, \$rs, imm			
	0 0 1 1 0 0		destination		immediate valu	e e	addui \$rt, \$rs, imm ori \$rt, \$rs, imm			
ori	0 0 1 1 0 0	operand addr operand addr	destination destination		immediate valu immediate valu	e e e	addui \$rt, \$rs, imm ori \$rt, \$rs, imm			
ori xori	0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 1 0	operand addr operand addr operand addr	destination destination destination		immediate valu immediate valu immediate valu	e e e	addui \$rt, \$rs, imm ori \$rt, \$rs, imm xori \$rt, \$rs, imm			
ori xori slti	0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 1 0 0 0 1 0 1	operand addr operand addr operand addr operand addr	destination destination destination destination	0	immediate valu immediate valu immediate valu immediate valu	e e e e	addui \$rt, \$rs, imm ori \$rt, \$rs, imm xori \$rt, \$rs, imm slti \$rt, \$rs, imm			
ori xori slti sltiu	0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 0 1	operand addr operand addr operand addr operand addr operand addr	destination destination destination destination destination		immediate valu immediate valu immediate valu immediate valu immediate valu	e e e e ess/4	addui \$rt, \$rs, imm ori \$rt, \$rs, imm xori \$rt, \$rs, imm slti \$rt, \$rs, imm sltiu \$rt, \$rs, imm			
ori xori slti sltiu beq	0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 0 1	operand addr operand addr operand addr operand addr operand addr operand addr	destination destination destination destination destination operand addr		immediate valu immediate valu immediate valu immediate valu immediate valu ffset to base addre	e e e e e ess/4 ess/4	addui \$rt, \$rs, imm ori \$rt, \$rs, imm xori \$rt, \$rs, imm slti \$rt, \$rs, imm sltiu \$rt, \$rs, imm beq \$rs, \$rt, name			
ori xori slti sltiu beq bne	0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 0 1	operand addr operand addr operand addr operand addr operand addr operand addr operand addr	destination destination destination destination destination operand addr operand addr		immediate valu immediate valu immediate valu immediate valu immediate valu ffset to base addre	e e e e ess/4 ess/4	addui \$rt, \$rs, imm ori \$rt, \$rs, imm xori \$rt, \$rs, imm slti \$rt, \$rs, imm sltiu \$rt, \$rs, imm beq \$rs, \$rt, name bne \$rs, \$rt, name			
ori xori slti sltiu beq bne	0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 0 1	operand addr operand addr operand addr operand addr operand addr operand addr operand addr base address	destination destination destination destination destination operand addr operand addr destination		immediate valu immediate valu immediate valu immediate valu immediate valu ffset to base addre immediate valu	e e e e ess/4 ess/4	addui \$rt, \$rs, imm ori \$rt, \$rs, imm xori \$rt, \$rs, imm slti \$rt, \$rs, imm sltiu \$rt, \$rs, imm beq \$rs, \$rt, name bne \$rs, \$rt, name lw \$rt, imm(\$rs)			
ori xori slti sltiu beq bne	0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 0 1	operand addr operand addr operand addr operand addr operand addr operand addr operand addr base address	destination destination destination destination destination operand addr operand addr destination source	0	immediate valu immediate valu immediate valu immediate valu immediate valu ffset to base addre ffset to base addre immediate valu	e e e e ess/4 ess/4	addui \$rt, \$rs, imm ori \$rt, \$rs, imm xori \$rt, \$rs, imm slti \$rt, \$rs, imm sltiu \$rt, \$rs, imm beq \$rs, \$rt, name bne \$rs, \$rt, name lw \$rt, imm(\$rs)			
ori xori slti sltiu beq bne	0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 0 1	operand addr operand addr operand addr operand addr operand addr operand addr operand addr base address	destination destination destination destination destination operand addr operand addr destination source		immediate valu immediate valu immediate valu immediate valu immediate valu ffset to base addre ffset to base addre immediate valu	e e e e ess/4 ess/4	addui \$rt, \$rs, imm ori \$rt, \$rs, imm xori \$rt, \$rs, imm slti \$rt, \$rs, imm sltiu \$rt, \$rs, imm beq \$rs, \$rt, name bne \$rs, \$rt, name lw \$rt, imm(\$rs)			
ori xori slti sltiu beq bne lw sw	0 0 1 1 0 0 0 0 1 1 0 1 0 0 1 1 0 1 0 0 1 0 1	operand addr operand addr operand addr operand addr operand addr operand addr operand addr base address	destination destination destination destination destination operand addr operand addr destination source targe	0	immediate valu immediate valu immediate valu immediate valu immediate valu ffset to base addre ffset to base addre immediate valu immediate valu immediate valu t amount	e e e e e ess/4 ess/4 e	addui \$rt, \$rs, imm ori \$rt, \$rs, imm xori \$rt, \$rs, imm slti \$rt, \$rs, imm sltiu \$rt, \$rs, imm beq \$rs, \$rt, name bne \$rs, \$rt, name lw \$rt, imm(\$rs)			

List of the control signals for implemented instructions

		ALU				Reg	Mem	Mem	Mem						
R-format	ALUOp	Control	ALU function	ALUSrc	RegDst	Write	Write	toReg	Read	Branch	bne	Jump	jr	jal	ui
addu	0010	0010	add	0	1	1	0	0	0	0	0	0	0	0	0
subu	0010	0110	sub	0	1	1	0	0	0	0	0	0	0	0	0
and	0010	0000	AND	0	1	1	0	0	0	0	0	0	0	0	0
or	0010	0001	OR	0	1	1	0	0	0	0	0	0	0	0	0
xor	0010	1001	XOR	0	1	1	0	0	0	0	0	0	0	0	0
sll	0010	1010	shift left log	0	1	1	0	0	0	0	0	0	0	0	0
sra	0010	1011	shift right arth	0	1	1	0	0	0	0	0	0	0	0	0
srl	0010	1100	shift right log	0	1	1	0	0	0	0	0	0	0	0	0
slt	0010	0111	sub 2's comp	0	1	1	0	0	0	0	0	0	0	0	0
sltu	0010	1110	sub & set	0	1	1	0	0	0	0	0	0	0	0	0
jr	0010	XXXX	none	Х	Х	0	0	0	0	0	0	0	1	0	0
l-format	0011	1101	shift left 16	1	n	1	n	n	n	0	n	n	n	n	n
lui	0011	1101		1	0	1	0	0	0	_	0	0	0	0	0
addui	0000	0010	add	1	0	1	0	0	0	0	0	0	0	0	1
andi	0101	0000	AND	1	0	1	0	0	0	0	0	0	0	0	1
ori	0110	0001	OR	1	0	1	0	0	0	0	0	0	0	0	1
xori	0111	1001	XOR	1	0	1	0	0	0	0	0	0	0	0	1
slti	0100	0111	sub 2's comp	1	0	1	0	0	0	0	0	0	0	0	0
sltiu	1001	1110	sub & set	1	0	1	0	0	0	0	0	0	0	0	1
beq	0001	0110	sub	0	Х	0	0	0	0	1	0	0	0	0	0
bne	0001	0110	sub	0	X	0	0	0	0	0	1	0	0	0	0
lw	0000	0010	add	1	0	1	0	1	1	0	0	0	0	0	0
SW	0000	0010	add	1	Х	0	1	0	0	0	0	0	0	0	0
J-format															
J-format j	xxx	xxxx	none	Х	Х	0	0	0	0	0	0	1	0	0	0

Development and testing tasks

- Learn and familiarize with the design
 - Convert the design into one file per module, add comments
- Model improvements
 - All the modules of the design should be fully synthesizable
 - Other needed improvements
- Write a test bench to test one instruction of each type from the implemented R, I, and J instructions
 - Demonstrate the tested instructions are implemented correctly
- Implement one instruction from MIPS ISA that is not yet implemented in the design

Verilog file: upc.v, embedded in the slides

Testbench and test examples: next a few slides



Note: you can use this example as one of your test, but not recommended

Rough estimation of working hours needed:

- 1) Multiple files: 2 hour
- 2) Familiar with the design: 3 hours
- 3) Verilog improvement and move non-synthesizable structure into testbench: 3 hours
- Implementing the R, I and J instruction testbench: 6 hours
- 5) Simulations and run implemented testbench: 9 hours
- 6) Implement an instruction of your choice: 5 hours Total: about 28 working hours, adjust this estimation based on your own familiarities with Verilog and working habits

Testing the instruction addu addu: Add unsigned, R type instruction

It simply add \$r1 to \$r2 and place the results in \$r3, which will be a code of:

000000_00001_00010_00011_00000_100001

set \$r1 = 01010101....., and \$r2 = 10101010.....

At the first positive edge of the clock reg1add = 1, reg2add = 2, and RegWrite = 1, writeadd = 3, and the ALU must have performed the addition because regin = 1111111111... Further, on the next positive edge of the clock you can see that the result is written to register[3], as intended. Run the second clock just to verify the results.

addu testing simulation waveform

Where both the addresses for \$rs, \$st and the \$sd are shown Also shown is the result data that was transferred back to the register

