	6	5	4		3			2			1			
	<u> </u>			3				2				1		
	CHANGELOG: Re W B (3/2/2024)									_	ON RECORD APPROVED: DATE:			
	1. remove RX/TX MIO connection (wro 2. add LMK04610. SYS_CLK goes to L	ong voltage) - use EMIO only MK04610, outputs to ADC1 CLK, SYSREF, PL, PL_SYSREF, E: sole and level translation for RX/TX	XT_CLK_IN						LTR	ECO NO:	APPROVED:	DATE:	1	
	flip LED light pipe mounting holes add cheap USB UART for serial con-	sole and level translation for RX/TX											1	
	 use transistors to invert CAL_SEL to 	ghterboard to open up pins, hook IZC to daughterboard for a o save pin	idd'i connectivity										1	
D	7. drop optional clock rerouting and just directly connect DCLK0/DCLK1 8. replace custom etheric connector with industrial and add magnetics 9. add auxiliary eMMC/SD connector + swap MIOs around												D	
	10. add serial termination resistors to													
	LMK04610 requires new 3.3V and 1.8V regulators, plus supervisor to hold in reset LMK04610 can be programmed from PL or PS side													
	SI5395 (ON TE0835) CONFIG SI5395 (ON TE0835) with GEN1 STANDALONE SI5395 (ON TE0835) with GEN3 IN PUEO													
_	SI5395 (ON TE0835) CO CLK0: ADC2 clock (224) CLK1: unused	CLK1: off	SEINI STAINDALOINE	CLK0: off CLK1: off CLK2: off	33) WILLI GENS IN F	OLO								
	CLK2: ADC0 clock (226) CLK3: ADC3 clock (227)	CLK2: 375M CLK3: 375M	(CLK3: off										
	CLK4: DAC1 clock (229) CLK5: DAC0 clock (228) CLK6: MGT B128 CLK0	CLK4: 375M during MTS, off otherwise CLK5: off CLK6: off	(CLK4: 375M during MTS, of CLK5: off CLK6: off	otherwise									
	CLK7: MGT B129 CLK0 CLK8: to PL	CLK7: off CLK8: off		CLK7: off CLK8: off										
	CLK9: PSMGT clock												_	
С	POWER DOWN when out of MTS (write 1 to Motol1):												С	
	LMK04610 (ON SURF) CONFIG CLK: MGT-1000													
	CLK2: ext clk to Si5395 (off) CLK3: pl sysclk (375M) CLK4: aclk (375M)													
	CLV5: feedback (15.365M no output)) wise												
	CLK6: 7.8125M during MTS, off other CLK7: 7.8125M during MTS, off other CLK8: off	wise												
-	CLK9: off CLK10: off After MTS, CLK6/7 can disable output	and the CLK6-10 buffer can be disabled												
	With GEN1 STANDALONE, input is CLR													
	In PUEO, input is CLKINO													
_													_	
В													В	
													1	
	COMPANY:								Ohio State University					
	TITLES												1	
							IIILE:		SURFv6					
DRAWN: DATED: PSA 3/11/24														
A					CHECKED:		DATED:	CODE:	SIZE:	DRAWI		REV:	Α	
								CODE:	SIZE!	DRAWI	NG NU:	KEV:		
					QUALITY CONTROL:		DATED:		В			В		
					RELEASED:		DATED:	-	_					
					KELEASED:		DATED:	SCALE:			SHEET: 10F 14		1	
	L							-1			1		_	

























