

D

C

B

A

D

C

B

A

6

5

4

3

2

1

CHANGELOG:  
Rev B (3/2/2024)  
1. remove RX/TX MIO connection (wrong voltage) - use EMIO only  
2. add LMK04610. SYS\_CLK goes to LMK04610, outputs to ADC1 CLK, SYSREF, PL, PL\_SYSREF, EXT\_CLK\_IN  
3. flip LED light pipe mounting holes  
4. add cheap USB UART for serial console and level translation for RX/TX  
5. remove L1/L16 connections to daughterboard to open up pins, hook I2C to daughterboard for add'l connectivity  
6. use transistors to invert CAL\_SEL to save pin  
7. drop optional clock rerouting and just directly connect DCLK0/DCLK1  
8. replace custom ethernet connector with ix industrial and add magnetics  
9. add auxiliary eMMC/SD connector + swap MIOs around  
10. add serial termination resistors to both SD ports  
  
LMK04610 requires new 3.3V and 1.8V regulators, plus supervisor to hold in reset  
LMK04610 can be programmed from PL or PS side

SI5395 (ON TE0835) CONFIG

CLK0: ADC2 clock (224)  
CLK1: unused  
CLK2: ADC0 clock (226)  
CLK3: ADC3 clock (227)  
CLK4: DAC1 clock (229)  
CLK5: DAC0 clock (228)  
CLK6: MGT B128 CLK0  
CLK7: MGT B129 CLK0  
CLK8: to PL  
CLK9: PSMGT clock  
CLK9A: ext clock out (to LMK04610)

LMK04610 (ON SURF) CONFIG  
CLK1: MGT - 100M  
CLK2: ext clk to SI5395 (off)  
CLK3: pl sysclk (375M)  
CLK4: acik (375M)  
CLK5: feedback (15.365M, no output)  
CLK6: 7.8125M during MTS, off otherwise  
CLK7: 7.8125M during MTS, off otherwise  
CLK8: off  
CLK9: off  
CLK10: off  
After MTS, CLK6/7 can disable output and the CLK6-10 buffer can be disabled  
  
With GEN1 STANDALONE, input is CLKIN1  
In PUEO, input is CLKIN0

SI5395 (ON TE0835) with GEN1 STANDALONE

CLK0: 375M  
CLK1: off  
CLK2: 375M  
CLK3: 375M  
CLK4: 375M during MTS, off otherwise  
CLK5: off  
CLK6: off  
CLK7: off  
CLK8: off  
CLK9: off  
CLK9A: 15.365M out

SI5395 (ON TE0835) with GEN3 IN PUEO

CLK0: off  
CLK1: off  
CLK2: off  
CLK3: off  
CLK4: 375M during MTS, off otherwise  
CLK5: off  
CLK6: off  
CLK7: off  
CLK8: off  
CLK9: off  
CLK9A: off  
POWER DOWN when out of MTS  
(write 1 to 0x001E)

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

COMPANY:

Ohio State University

TITLE:

SURFv6

DRAWN:

PSA

DATED:

3/11/24

CHECKED:

DATED:

QUALITY CONTROL:

DATED:

RELEASED:

DATED:

CODE:

SIZE:

B

DRAWING NO:

REV:

B

SCALE:


SHEET: 1 of 14





REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Horizontally this switches left/right at the RACK  
(so connecting 25->75 goes right, 75->25 goes left)



RXCLK is B65 L12\_N/P (global clock): 34.1 mm  
 TXCLK is B65 L6\_N/P: 24.5 mm  
 COUT is B65 L3\_N/P: 21.8 mm  
 CIN is B65 L4\_N/P: 28.5 mm  
 Match CIN to RXCLK (+5.6) and COUT to TXCLK (-2.7)

$$\begin{aligned}\text{TXCLK} &= 24.5 + 105.3 = 129.98 \\ \text{COUT} &= 21.8 + 108.15 = 129.95 \\ \text{RXCLK} &= 34.1 + 104.3 = 138.4 \\ \text{CIN} &= 28.5 + 109.9 = 138.4\end{aligned}$$

COMPANY:				Ohio State University			
TITLE:							
SURFv6							
CODE:		SIZE:	SHEET NAME				REV:
B		B	RACKBUS				B
SCALE:				SHEET: 30f 14			

DRAWN:  PSA	DATED: 3/11/24
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

D

C

B

A





D

C

B


A

D

C

B

A



D

C

B

A

6





5

4

3

2

1



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

D

C

B

A

COMPANY:				Ohio State University			
TITLE:				SURFv6			
CODE:		SIZE:		SHEET NAME		REV:	
		B		RF_CHAIN		B	
SCALE:				SHEET: 7 of 14			

DRAWN:	PSA	DATED:	3/11/24
CHECKED:		DATED:	
QUALITY CONTROL:		DATED:	
RELEASED:		DATED:	

6

5


4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Ohio State University			
TITLE: SURFv6			
DRAWN: PSA	DATED: 3/11/24	CODE:	SIZE: B
CHECKED:	DATED:	SHEET NAME: RF1	
QUALITY CONTROL:	DATED:	REV: B	
RELEASED:	DATED:	SCALE:	
SHEET: 8 of 14			





REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

COMPANY:		Ohio State University	
TITLE:		SURFv6	
CODE:	SIZE:	SHEET NAME	REV:
	B	RF2	B
SCALE:		SHEET: 9 of 14	

DRAWN:	PSA	DATED:	3/11/24
CHECKED:		DATED:	
QUALITY CONTROL:		DATED:	
RELEASED:		DATED:	



6

5


4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Ohio State University			
TITLE: SURFv6			
DRAWN: PSA	DATED: 3/11/24	CODE:	SIZE: B
CHECKED:	DATED:	SHEET NAME: RF4	
QUALITY CONTROL:	DATED:	REV: B	
RELEASED:	DATED:	SCALE:	
SHEET: 14			14

D

C

B


A

D

C

B

A



output is really 4.75V

6

5

4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

COMPANY: Ohio State University			
TITLE: SURFv6			
DRAWN: PSA	DATED: 3/11/24	CODE:	SIZE: B
CHECKED:	DATED:	SHEET NAME: CAL	
QUALITY CONTROL:	DATED:	REV: B	
RELEASED:	DATED:	SCALE:	
SHEET: 12			14

D

C

B

A

D

C

B

A

6

5

4

3



2

1

REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:

Other loads:  
P13D8516222 (minimal, mA)  
Spine clock (CTS 626) 40 mA max  
FUS83038 (minimal, microamp)  
TX02612 (minimal, microamp)  
CX340E (~10 mA)  
TXU0202: minimal, ~mA



COMPANY: Ohio State University			
TITLE: SURFv6			
CODE:	SIZE: B	DRAWING NO:	REV: B
SCALE:			SHEET: 13 14

DRAWN: PSA	DATED: 3/11/24
CHECKED:	DATED:
QUALITY CONTROL:	DATED:
RELEASED:	DATED:

