

1

SCALE:	SHEET: 10F 14
--------	---------------


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:


D

C

B

A





D

C

B

A

D

C

B

A

D

RF2

SEL CAL	ADC0_P
SEL CAL	ADC0_N
CAL_01	
RF0	ADC1_P
RF1	ADC1_N

SHEET-9

SHEET-9

RF1

SEL	CAL	ADC2_P
SEL	CAL	ADC2_N
CAL	23	
RF2		ADC3_P
RF3		ADC3_N

SHEET-8

RF3

SELCAL	ADC4_P
SELCAL	ADC4_N
CAL_45	
RF4	ADC5_P
RF5	ADC5_N

SHEET-10

RF4

SELCAL	ADC6_P
SELCAL	ADC6_N
CAL_67	
RF6	ADC7_P
RF7	ADC7_N

SHEET-11

D

C

B

A

COMPANY:				Ohio State University			
TITLE:				SURFv6			
CODE:		SIZE:		SHEET NAME		REV:	
B		B		RF_CHAIN		B	
SCALE:					SHEET: 7 OF 14		

6

5


4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Ohio State University			
TITLE: SURFv6			
DRAWN: PSA	DATED: 3/11/24	CODE: SIZE: SHEET NAME REV: B RF1 B	
CHECKED:	DATED:		
QUALITY CONTROL:	DATED:		
RELEASED:	DATED:		
SCALE:		SHEET: 8 of 14	

6

5


4

3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY:				Ohio State University							
TITLE:								SURFv6			
CODE:				SIZE:		SHEET NAME				REV:	
B				RF2		B					
SCALE:						SHEET: 9		of		14	

6

5

4

3


2

1

REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:

Switch inputs are flipped for routing



last 2 decoupling caps
(no real point to any more, everything's close)

COMPANY:				Ohio State University							
TITLE:				SURFv6							
DRAWN:		DATED:		CODE:		SIZE:		SHEET NAME		REV:	
PSA		3/11/24				B		RF3		B	
CHECKED:		DATED:									
QUALITY CONTROL:		DATED:									
RELEASED:		DATED:									
SCALE:								SHEET: 10 14			

6

5

4

3


2

1

REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:

Switch inputs are flipped for routing



COMPANY:

Ohio State University

TITLE:

SURFv6

DRAWN:

PSA

DATED:

3/11/24

CHECKED:

DATED:

QUALITY CONTROL:

DATED:

RELEASED:

DATED:

CODE:

SIZE:

SHEET NAME

REV:

B

RF4

B

SCALE:

SHEET: 14

6

5

4


3

2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

output is really 4.75V



COMPANY: Ohio State University				
TITLE: SURFv6				
DRAWN: PSA	DATED: 3/11/24	CODE:	SIZE: B	SHEET NAME: CAL
CHECKED:	DATED:			REV: B
QUALITY CONTROL:	DATED:			
RELEASED:	DATED:			
SCALE:			SHEET: 12 14	

D

C

B

A

D

C

B

A

6

5

4

3



2

1

REVISION RECORD

LTR	ECO NO:	APPROVED:	DATE:

Other loads:
PI3DBS16222 (minimal, mA)
Spare clock (CTS 626) 40 mA max
FUSB303B (minimal, microamp)
TX02612 (minimal, microamp)
CH340E (~10 mA)
TXU0202: minimal, ~mA



COMPANY: Ohio State University			
TITLE: SURFv6			
DRAWN: PSA	DATED: 3/11/24	CODE:	SIZE: B
CHECKED:	DATED:	DRAWING NO:	REV: B
QUALITY CONTROL:	DATED:		
RELEASED:	DATED:		
SCALE:		SHEET: 13 14	

6

5

4

3

2


1

RevB adds local clock gen to force phase sync
Our MINIMAL clocks are just ADC clock + PL clock (both 375 MHz)
We add analog/PL sysref and the forwarded clock as options (2 @ 7.8125M, who knows for 3rd)
We need:
ADC clock (1, using internal clock dist)
Analog SysRef
PL SysRef
PL refclk
We relocate ACLK1 to be the ADC clock here.
For the Gen1 devices we have, we clock the remaining through the onboard clockgen
The ADC clock needs to be HSDS 6 mA, the logics/SYSREF can be 4 mA
(6 mA into 100 ohm load = 600 mV swing = 1.2Vppd, requires 0.8Vppd)

Note ACLK1 is *inverted* although this doesn't matter (invert in programming)

Power should be:
~150 mA from 3.3V
~40-100 mA from 1.8V

The main decoupling caps are
VDDIO
VDD_PLL2_CORE
VDD_PLL2_OSC
VDD_CORE
everyone else gets 1u caps



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

COMPANY: Ohio State University			
TITLE: SURFv6			
DRAWN: PSA	DATED: 3/11/24	CODE:	
CHECKED:	DATED:	SIZE:	DRAWING NO:
QUALITY CONTROL:	DATED:	REV: B	
RELEASED:	DATED:	SCALE:	
SHEET: 14			14