

Transient Execution Attacks: Still hARMful?

Barbara Gigerl (@barbarag2112), Claudio Canella (@cc0x1f)

May 17, 2019

Graz University of Technology



Barbara Gigerl

Master student @ Graz University of Technology

- **y** @barbarag2112
- barbara.gigerl@student.tugraz.at

Who am I?



Claudio Canella

PhD student @ Graz University of Technology

- **У** @cc0x1f








COMPUTER CHIP FLAWS IMPACT BILLIONS OF DEVICES




NEWS STREAM




• Bug-free software does not mean safe execution




- Bug-free software does not mean safe execution
- Information leaks due to underlying hardware





- Bug-free software does not mean safe execution
- Information leaks due to underlying hardware
- Exploit leakage through side-effects



- Bug-free software does not mean safe execution
- Information leaks due to underlying hardware
- Exploit leakage through side-effects



Power consumption




Execution time




CPU caches







 Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)



- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Interface between hardware and software



- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Interface between hardware and software
- Microarchitecture is an ISA implementation



- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Interface between hardware and software
- Microarchitecture is an ISA implementation




















Caches and buffers



Predictors







• Transparent for the programmer


Caches and buffers




Predictors



Barbara Gigerl (@barbarag2112), Claudio Canella (@cc0x1f) — Graz University of Technology

















- Transparent for the programmer
- ullet Timing optimizations o side-channel leakage


```
printf("%d", i);
printf("%d", i);
```




























Caching speeds up Memory Accesses






Caching speeds up Memory Accesses



































char array [256 * 4096]; // 256 pages of memory




```
char array[256 * 4096]; // 256 pages of memory
*(volatile char*) 0; // raise_exception();
array[84 * 4096] = 0;
```











• "Unreachable" code line was actually executed






- "Unreachable" code line was actually executed
- Exception was only thrown afterwards





- "Unreachable" code line was actually executed
- Exception was only thrown afterwards
- Out-of-order instructions leave microarchitectural traces





- "Unreachable" code line was actually executed
- Exception was only thrown afterwards
- Out-of-order instructions leave microarchitectural traces
- Give such instructions a name: transient instructions



• Add another layer of indirection to test

char array[256 * 4096]; // 256 pages of memory



• Add another layer of indirection to test

char array [256 * 4096]; // 256 pages of memory



• Add another layer of indirection to test

char array[256 * 4096]; // 256 pages of memory


• Then check whether any part of array is cached





Index of cache hit reveals data





- Index of cache hit reveals data
- Permission check is in some cases too late



• CPU uses data in out-of-order execution before permission check




- CPU uses data in out-of-order execution before permission check
- Meltdown can read any kernel address




- CPU uses data in out-of-order execution before permission check
- Meltdown can read any kernel address
- Physical memory is usually mapped in kernel




- CPU uses data in out-of-order execution before permission check
- Meltdown can read any kernel address
- Physical memory is usually mapped in kernel
- → Read arbitrary memory




Assumed Meltdown can one only read data from the L1




- Assumed Meltdown can one only read data from the L1
- Leakage from L3 or memory is possible, just slower



- Assumed Meltdown can one only read data from the L1
- Leakage from L3 or memory is possible, just slower
- Even leakage of UC (uncachable) memory regions...



- Assumed Meltdown can one only read data from the L1
- Leakage from L3 or memory is possible, just slower
- Even leakage of UC (uncachable) memory regions...
 - ...if other hyperthread (legally) accesses the data



- Assumed Meltdown can one only read data from the L1
- Leakage from L3 or memory is possible, just slower
- Even leakage of UC (uncachable) memory regions...
 - ...if other hyperthread (legally) accesses the data
 - $\rightarrow \ ... leaks \ from \ line \ fill \ buffer$


Kernel addresses in user space are a problem

- Kernel addresses in user space are a problem
- Why don't we take the kernel addresses...







• ...and remove them if not needed?



- ...and remove them if not needed?
- User accessible check in hardware is not reliable



Kernel View



User View



Kernelspace



• Linux: Kernel Page-table Isolation (KPTI)



- Linux: Kernel Page-table Isolation (KPTI)
- Apple: Released updates



• Linux: Kernel Page-table Isolation (KPTI)

• Apple: Released updates

• Windows: Kernel Virtual Address (KVA) Shadow



Meltdown fully mitigated in software



- Meltdown fully mitigated in software
- Problem seemed to be solved



- Meltdown fully mitigated in software
- Problem seemed to be solved
- No attack surface left



- Meltdown fully mitigated in software
- Problem seemed to be solved
- No attack surface left
- That is what everyone thought





• Meltdown is a whole category of vulnerabilities



- Meltdown is a whole category of vulnerabilities
- Not only the user-accessible check



- Meltdown is a whole category of vulnerabilities
- Not only the user-accessible check
- Looking closer at the check...




• CPU uses virtual address spaces to isolate processes



- CPU uses virtual address spaces to isolate processes
- Physical memory is organized in page frames



- CPU uses virtual address spaces to isolate processes
- Physical memory is organized in page frames
- Virtual memory pages are mapped to page frames using page tables





• User/Supervisor bit defines in which privilege level the page can be accessed





Present bit is the next obvious bit



 $\bullet \ \, \text{An even worse bug} \, \to \, \text{Foreshadow-NG/L1TF} \\$



- ullet An even worse bug o Foreshadow-NG/L1TF
- Exploitable from VMs



- ullet An even worse bug o Foreshadow-NG/L1TF
- Exploitable from VMs
- Allows leaking data from the L1 cache



- ullet An even worse bug o Foreshadow-NG/L1TF
- Exploitable from VMs
- Allows leaking data from the L1 cache
- Same mechanism as Meltdown



- ullet An even worse bug o Foreshadow-NG/L1TF
- Exploitable from VMs
- Allows leaking data from the L1 cache
- Same mechanism as Meltdown
- Just a different bit in the PTE

Page Table


PTE 0 PTE 1

PTE #PTI


:


PTE 511

L1 Cache



L1 Cache





Page 1	a	b	ϵ
--------	---	---	------------

PTE 0

:


PTE #PTI

:

PTE 511

not present

L1 Cache





• KAISER/KPTI/KVA does not help



- KAISER/KPTI/KVA does not help
- Only software workarounds



- KAISER/KPTI/KVA does not help
- Only software workarounds
 - $\rightarrow\,$ Flush L1 on VM entry




- KAISER/KPTI/KVA does not help
- Only software workarounds
 - \rightarrow Flush L1 on VM entry
 - → Disable HyperThreading





- KAISER/KPTI/KVA does not help
- Only software workarounds
 - \rightarrow Flush L1 on VM entry
 - → Disable HyperThreading
- Workarounds might not be complete


Pagefault













operation #n


time





data


time














Transient cause?











• Meltdown is not a fully solved issue



- Meltdown is not a fully solved issue
- The tree is extensible



- Meltdown is not a fully solved issue
- The tree is extensible
- Silicon fixes might not be complete



Meltdown not the only transient execution attacks



- Meltdown not the only transient execution attacks
- Spectre is a second class of transient execution attacks



- Meltdown not the only transient execution attacks
- Spectre is a second class of transient execution attacks
- Instead of faults, exploit control (or data) flow predictions



• CPU tries to predict the future (branch predictor), ...



- CPU tries to predict the future (branch predictor), ...
 - $\bullet\ \dots$ based on events learned in the past



- CPU tries to predict the future (branch predictor), ...
 - $\bullet\ \dots$ based on events learned in the past
- Speculative execution of instructions




- CPU tries to predict the future (branch predictor), ...
 - $\bullet\ \dots$ based on events learned in the past
- Speculative execution of instructions
- If the prediction was correct, ...





- CPU tries to predict the future (branch predictor), ...
 - $\bullet\ \dots$ based on events learned in the past
- Speculative execution of instructions
- If the prediction was correct, ...
 - ... very fast





- CPU tries to predict the future (branch predictor), ...
 - $\bullet\ \dots$ based on events learned in the past
- Speculative execution of instructions
- If the prediction was correct, ...
 - ... very fast
 - otherwise: Discard results


























































Spectre-PHT (aka Spectre Variant 1)


















operation #n


time





prediction


time













• Many predictors in modern CPUs



- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)



- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)




- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)





- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)
 - Load matches previous store (STL)





- Many predictors in modern CPUs
 - Branch taken/not taken (PHT)
 - Call/Jump destination (BTB)
 - Function return destination (RSB)
 - Load matches previous store (STL)
- Most are even shared among processes
















• Questions:



- Questions:
 - Size of speculation window?



- Questions:
 - Size of speculation window?
 - Best working gadget?



- Questions:
 - Size of speculation window?
 - Best working gadget?
- Experiment Setup:



- Questions:
 - Size of speculation window?
 - Best working gadget?
- Experiment Setup:
 - ARM Cortex A-57




- Questions:
 - Size of speculation window?
 - Best working gadget?
- Experiment Setup:
 - ARM Cortex A-57
 - Spectre-PHT with F+R





- Questions:
 - Size of speculation window?
 - Best working gadget?
- Experiment Setup:
 - ARM Cortex A-57
 - Spectre-PHT with F+R
 - 1 run: leak 1 byte





- Questions:
 - Size of speculation window?
 - Best working gadget?
- Experiment Setup:
 - ARM Cortex A-57
 - Spectre-PHT with F+R
 - 1 run: leak 1 byte
 - 1 test: do *n* runs in *m* different processes


























$$\rightarrow n = 100000$$


asm volatile("mov x3, #0"

```
asm volatile("mov x3, #0"
"mul x3, x3, x3"
"mul x3, x3, x3"
```


```
asm volatile("mov x3, #0"
"mul x3, x3, x3"
"mul x3, x3, x3"
...
"mov %0, x3"
: "=r"(res));
```

```
asm volatile("mov x3, #0"
"mul x3, x3, x3"
"mul x3, x3, x3"
...
"mov %0, x3"
: "=r"(res));
if((x + res) < len)
  oracle[data[x]*4096];</pre>
```

```
asm volatile("mov x3, #0"
"mul x3, x3, x3"
"mul x3, x3, x3"
...
"mov %0, x3"
: "=r"(res));
if((x + res) < len)
    oracle[data[x]*4096];</pre>
```



```
asm volatile("mov x3, #0"
"mul x3, x3, x3"
"mul x3, x3, x3"
...
"mov %0, x3"
: "=r"(res));
if((x + res) < len)
  oracle[data[x]*4096];</pre>
```




Maximal speculation window size: 57 instructions at a chain length of 22

```
unsigned char value = 0;
char* ptr = &value;
char** ptr2 = &ptr;
char*** ptr3 = &ptr2;
...
```


```
unsigned char value = 0;
char* ptr = &value;
char** ptr2 = &ptr;
char*** ptr3 = &ptr2;
...
flush(ptr);
flush(ptr2);
flush(ptr3);
...
```

```
unsigned char value = 0;
char* ptr = &value;
char** ptr2 = &ptr;
char*** ptr3 = &ptr2;
. . .
flush(ptr);
flush(ptr2);
flush(ptr3);
. . .
if((x + ***ptr3) < len)
  oracle[data[x]*4096];
```

```
unsigned char value = 0;
char* ptr = &value;
char** ptr2 = &ptr;
char*** ptr3 = &ptr2;
. . .
flush(ptr);
flush(ptr2);
flush(ptr3);
. . .
if((x + ***ptr3) < len)
  oracle[data[x]*4096];
```



```
unsigned char value = 0;
char* ptr = &value;
char** ptr2 = &ptr;
char*** ptr3 = &ptr2;
. . .
flush(ptr);
flush(ptr2);
flush(ptr3);
. . .
if((x + ***ptr3) < len)
  oracle[data[x]*4096];
```



Maximal speculation window size: 57 instructions at a chain length of 1

```
char* addr = malloc(...);
*addr = 0;
...
```

```
char* addr = malloc(...);
*addr = 0;
...
flush_tlb();
```


```
char* addr = malloc(...);
*addr = 0;
...
flush_tlb();
if((x + *addr) < len)
  oracle[data[x] * 4096];</pre>
```

```
char* addr = malloc(...);
*addr = 0;
. . .
flush_tlb();
if((x + *addr) < len)
 oracle[data[x] * 4096];
```

Average TPR

0.97

Speculation window size 57 instructions



Attack

Covert channel

Meltdown-US/RW/GP/NM/PK

Meltdown-P

Meltdown-BR

Spectre-PHT

Spectre-BTB/RSB

 $\mathsf{Spectre}\text{-}\mathsf{STL}$

NetSpectre


Attack	1. Preface
Covert channel	◆ Flush/Prime/Evict
Meltdown-US/RW/GP/NM/PK	• (Exception suppression)
Meltdown-P	○ (L1 prefetch)
Meltdown-BR	•
Spectre-PHT	
Spectre-BTB/RSB	⊕ BTB/RSB poisoning
Spectre-STL	-
NetSpectre	○ Thrash/reset


Attack	1. Preface	2. Trigger example
Covert channel		-
Meltdown-US/RW/GP/NM/PK	• (Exception suppression)	● mov/rdmsr/FPU
Meltdown-P	○ (L1 prefetch)	● mov
Meltdown-BR	-	○ bound/bndclu
Spectre-PHT		○ jz
Spectre-BTB/RSB		○ call/jmp/ret
Spectre-STL	-	○ mov
NetSpectre	○ Thrash/reset	○ jz


Attack	1. Preface	2. Trigger example	3. Transient
Covert channel		-	
Meltdown-US/RW/GP/NM/PK	● (Exception suppression)	● mov/rdmsr/FPU	Controlled encode
Meltdown-P	○ (L1 prefetch)	mov	 Controlled encode
Meltdown-BR	-	○ bound/bndclu	○ Inadvertent leak
Spectre-PHT		○ jz	○ Inadvertent leak
Spectre-BTB/RSB	BTB/RSB poisoning	○ call/jmp/ret	○ ROP-style encode
Spectre-STL	-	○ mov	○ Inadvertent leak
NetSpectre	○ Thrash/reset	○ jz	○ Inadvertent leak


Attack	1. Preface	2. Trigger example	3. Transient	5. Reconstruction
Covert channel	◆ Flush/Prime/Evict	-		
Meltdown-US/RW/GP/NM/PK	• (Exception suppression)	● mov/rdmsr/FPU	 Controlled encode 	 Exception handling
Meltdown-P	○ (L1 prefetch)	mov	 Controlled encode 	& controlled decode
Meltdown-BR	-	○ bound/bndclu	○ Inadvertent leak	same as above
Spectre-PHT		○ jz	○ Inadvertent leak	 Controlled decode
Spectre-BTB/RSB	BTB/RSB poisoning	○ call/jmp/ret	○ ROP-style encode	 Controlled decode
Spectre-STL	-	○ mov	○ Inadvertent leak	 Controlled decode
NetSpectre	○ Thrash/reset	○ jz	○ Inadvertent leak	O Inadvertent transmit

Transient cause?











• Spectre is not a bug



- Spectre is not a bug
- It is an useful optimization



- Spectre is not a bug
- It is an useful optimization
- → Cannot simply fix it (as with Meltdown)



- Spectre is not a bug
- It is an useful optimization
- → Cannot simply fix it (as with Meltdown)
- Workarounds for critical code parts

Spectre defenses in 3 categories:



C1 Mitigating or reducing the accuracy of covert channels





C2 Mitigating or aborting speculation





C3 Ensuring secret data cannot be reached
















Attack is mitigated (\bullet) , partially mitigated (\bullet) , not mitigated (\bigcirc) , theoretically mitigated (\blacksquare) , theoretically impeded (\blacksquare) , not theoretically impeded (\square) , or out of scope (\diamondsuit) .



Attack is mitigated (\bullet) , partially mitigated (\bullet) , not mitigated (\bigcirc) , theoretically mitigated (\blacksquare) , theoretically impeded (\blacksquare) , not theoretically impeded (\square) , or out of scope (\diamondsuit) .





• Many countermeasures only consider the cache to get data...



- Many countermeasures only consider the cache to get data...
- ...but there are other possibilities, e.g.,



- Many countermeasures only consider the cache to get data...
- ...but there are other possibilities, e.g.,
 - Port contention (SMoTherSpectre)



- Many countermeasures only consider the cache to get data...
- ...but there are other possibilities, e.g.,
 - Port contention (SMoTherSpectre)
 - AVX (NetSpectre)



- Many countermeasures only consider the cache to get data...
- ...but there are other possibilities, e.g.,
 - Port contention (SMoTherSpectre)
 - AVX (NetSpectre)
- Cache is just the easiest



• Current mitigations are either incomplete or cost performance




- Current mitigations are either incomplete or cost performance
- → More research required



- Current mitigations are either incomplete or cost performance
- \rightarrow More research required
 - Both on attacks and defenses



- Current mitigations are either incomplete or cost performance
- → More research required
 - Both on attacks and defenses
- ightarrow Efficient defenses only possible when attacks are known





• Transient Execution Attacks are...



- Transient Execution Attacks are...
 - ...a novel class of attacks



- Transient Execution Attacks are...
 - ...a novel class of attacks
 - ...extremely powerful



- Transient Execution Attacks are...
 - ...a novel class of attacks
 - ...extremely powerful
 - ...only at the beginning



- Transient Execution Attacks are...
 - ...a novel class of attacks
 - ...extremely powerful
 - ...only at the beginning
- ullet Many optimizations introduce side channels o now exploitable



Transient Execution Attacks: Still hARMful?

Barbara Gigerl (@barbarag2112), Claudio Canella (@cc0x1f)

May 17, 2019

Graz University of Technology