

Chapter - 3

22 September
THURSDAY

23 September
FRIDAY

24 September
SATURDAY

Priorities

265-100

266-99

267-98

07 Instruction cycle. → It is defined as the time required to complete the execution of an instruction.

08 An instruction is a command which is given to computer to perform a particular task. To perform a particular task, a programmer has to write a sequence of instructions, called program.

09 programs & data are stored in memory.

10 The CPU fetches one instruction from memory at a time.

11 The necessary steps that a CPU carries out to fetch an instruction & necessary data from memory & to execute it.

12 Called instruction cycle.

25 September
SUNDAY

268-97

13 House an instruction cycle consists of 9 steps.

14 fetch cycle & execute cycle.

15 In fetch cycle, the CPU fetches op-code from the memory.

16 The necessary steps which are carried out to get data from memory & to perform the specified operation.

17 Called an execute cycle.

SEPTEMBER							2011
W	M	T	W	T	F	S	S
35							4
36	5	6	7	8	9	10	11
37	12	13	14	15	16	17	18
38	19	20	21	22	23	24	25
39	26	27	28	29	30	-	-

26 September
MONDAY

Week 39
269.96
27 September
TUESDAY

28 September
WEDNESDAY

Priorities

Hence the total time required to execute an instruction is -

$$TC = ECT + FC$$

Fetch operation → The 1st byte of an instruction is Op-Code. The rest of the bytes are address or operand address.

In the beginning of the fetch cycle the content of the program counter, which is the address of location where the Op-Code is stored is sent to memory.

The memory places the Op-Code on the data bus so as to transfer it to CPU. The entire operation of fetching takes 3 MFC cycles clock pulses.

Execute cycle → The Op-Code fetched from

the memory goes to Data Register & then to Instruction Register & then to decoder circuitry. After the instruction is decoded, the execution begins.

EVENING

29 September
THURSDAY

30 September
FRIDAY


1 October
SATURDAY

Priorities

274-91

If the operand is in the General purpose Register, then Execution is immediately performed. If an operand contains data or operand address which is in memory, then CPU has to perform some read operation to get data. After receiving the data it performs execution.

* A read cycle is similar to fetch cycle. In case of read cycle, the quantity received from the memory is data or operand. While in fetch cycle it is opcode.



SEPTEMBER							2011	
W	M	T	W	T	F	S	S	
35				1	2	3	4	
				5	6	7	8	

6 October
THURSDAY

7 October
279-86 FRIDAY

8 October
280-85 SATURDAY

281-84

Ans

Draw the timing diagram for MVI A, 2FH.

The No. of bytes required to store the instruction = 2 bytes.

Hence Instruction will contain 2 M/C cycle one for Op code fetch & one for memory read operation

Since there is no operation related to memory or I/O. Hence No additional execution cycle required.

Instruction cycle = ReadOpCode + Execution
SUNDAY

(Op code fetch + memory read) + None

4T + 3T

= 7T

Let the instructions be stored in memory as shown,

Memory Address	Hex Code	Instruction	OpCode	Operands	T	F	S	2011
7000H	3E	MVI	3E	2FH	1	2	3	9
7001H	2F				13	14	15	16

12 October
WEDNESDAY


284.81

11 October
TUESDAY

Week 41
283.82

10 October
MONDAY

Professors



13 October
THURSDAY

14 October
FRIDAY

15 October
SATURDAY

286-79

287-78

288-77

Machine cycle →

Machine cycle is the time required to complete one operation. It may be memory read, memory write, I/O Read, I/O write.

In 8085 microprocessor there are 9 diff. machine cycle.

Machine cycle	Status Signal		
	$E0/M$	S_1	S_0
1 Opcode fetch.	0	1	1
2 Memory read	0	1	0
3 Memory write	0	0	1
4 I/O Read	1	1	16 October 0
5 I/O write	1	0	SUNDAY 1
6 Intercept	1	1	1
7 Acknowledge	2	0	0
8 Hold	2	X	X
9 Reset	2	X	X

T-state → T-state is defined as one subdivision of operation performed in one clock period.

OCTOBER						
S	M	T	W	T	F	S
31	1	2	3	4	5	6
30	7	8	9	10	11	12
29	13	14	15	16	17	18
28	19	20	21	22	23	24
27	25	26	27	28	29	30

17 October
MONDAY

Week 42
290-75
18 October
TUESDAY

19 October
WEDNESDAY
291-74


Profiles

Instruction cycle

M/cycle 1
T-state -1

M/cycle 2
T-state 2

M/cycle 5
T-state -5



EVENING

20 October
THURSDAY

21 October
FRIDAY

22 October
SATURDAY

INTERRUPT → The microprocessor ^{in general} executes the instruction in a sequential manner but ^{sometimes} it is needed to break the sequence of program.

Hence "Interrupt is defined as a signal which is generated by peripheral devices to break the sequence of main program & program jumps to the pre-specified memory location".

A subroutine is written at that memory location to complete the task provided by the peripheral. This subroutine is called "Interrupt service routine".

23 October

SUNDAY

If more than one peripheral are connected to the microprocessor, then they may demand for the service.

There are two methods for providing the service

- ① Polling Check → In this method, microprocessor continuously checks all the peripherals one by one. If any

OCTOBER	2011						
W	M	T	W	T	F	S	S
39	31					1	2
40	3	4	5	6	7	8	9
41	10	11	12	13	14	15	16
42	17	18	19	20	21	22	23
43	24	25	26	27	28	29	30

24 October
MONDAY

Week 43
247-68
25 October
TUESDAY

26 October
WEDNESDAY

Priorities

peripheral wants the service it will provide
otherwise it will check the next peripheral

② Interrupt Check → In this method the peripheral which wants the service generates the signal to break the sequence of main program. In response to this signal microprocessor provides the service to that peripheral.

Interrupt Analogy →

Assuming that you are reading a novel on your desk where there is a telephone for you to receive a response to the telephone following steps should occur

- (1) The telephone system should enable.
- (2) You should glance at the light of telephone at certain intervals to verify that whether some one is calling.
- (3) If you see a blinking light, you should

27 October
THURSDAY

Priorities

28 October
FRIDAY

• 300-65

29 October
SATURDAY

301-64

302-63

pick the receiver. Say Hello, & wait for response - once you pick the phone, the line is busy, & no more calls can be received until you replace the receiver.

- (4) Assuming that caller is your roommate, & he request to shut off the window of his room.
- (5) You insert a book mark on book the page you are reading.
- (6) You replace the receiver on the hook.
- (7) You shut your room window.
- (8) You go back to your book, find your mark & start reading again.



- (1) The microprocessor is too busy to executing the main program & interrupt enable flip-flop (EI) is enable. Hence all peripherals are allowed to request the service.

OCTOBER	2011
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31

31 October
MONDAY

Week 44
304-61

1 November
TUESDAY

305-60

2 November
WEDNESDAY

Priorities

- ② After executing each machine instruction cycle, the microprocessor checks the INTR pin.
- ③ peripherals generates the interrupt signal & send to the INTR pin of microprocessor when it wants to service microprocessor.
- ④ The microprocessor completes the main current instruction, save the address of next instruction of main program & send acknowledge signal (RNPA) on the INITA pin.
- ⑤ After INITA signal, no other interrupt requested is accepted. The microprocessor provides the service to the peripheral.
- ⑥ While providing the service to the interrupt peripheral, the microprocessor may or may not be respond to other interrupt request from other peripherals, but there is one interrupt (TRAP), to whom microprocessor has to respond.

3 November
THURSDAY

4 November
FRIDAY

5 November
SATURDAY

Priorities

309.7A

After providing the service to the peripheral micro processor enables all interrupts using software instruction.

- ① The micro processor returns to the main program after which is previously stored.

Type classification of Interrupts.

- (i) Hard Ware Interrupts
- (ii) soft ware Interrupts

- ~~soft ware Ent + except~~ → 6 November
- (i) Hard Ware Interrupts — SUNDAY

The types of Interrupts, where micro processor ~~receive~~ pins are used to receive Interrupts are called Hard Ware Interrupts.

The micro processor has 5 pins for receiving external interrupt signal. These pins are TRAP, RST 7.5, RST 6.5, RST 5.5, INT.

NOVEMBER							2011
W	M	T	W	T	F	S	S
44		1	2	3	4	5	6
45	7	8	9	10	11	12	13
46	14	15	16	17	18	19	20
47	21	22	23	24	25	26	27

7 November
MONDAY

Week 45 8 November
31st 54 TUESDAY

31st 53 9 November
WEDNESDAY

Priorities

Hard ware Interrupts

Maskable & Non-maskable

Vectored & Non-vectored

(i) vectored & Non-vectored Interrupts →

→ When a peripheral Interrupts the micro processor, the micro processor breaks the sequence of main program & program jumps to the specified memory address. This specified memory address is the starting address of LSR. These Interrupts are called vectored Interrupts.

* The interrupts for which the vectored location is not pre defined or it is defined determined by some additional external means are called Non-vectoral Interrupts.

Interrupt

Type of vector

vector
location

(LN7)

10 November
THURSDAY

PICK688

Interrupt

TRAP

RST 5.5

RST 6.5

RST 7.5

LNTR

Type of vector

vectored

"

"

"

Non-vectored.

vector location

0024H

002CH

0034H

009CH

—

Subroutine location.

—

—

—

0000 H

0008 H

0010 H

0018 H

0020 H

0028 H

0030 H

13 November 0038H

SUNDAY

316-45

317-45

The subroutine location for LNTR is determined by externally connected hardware & this can be any one of eight locations.

→ Maskable & Non-maskable Interrupts →



14 November
MONDAY

Week 46
31847 75 November
TUESDAY

31946 WEDNESDAY

Software Interrupt → The interrupt causes instruction in calling by special interrupt software interrupt.

After executing these instructions, the microprocessor complete the execution of instruction it is currently executing & then transfer the control to subroutine program.

In 8085 there are 8 RET (Return) instructions. When ever RET instruction is executed, the address stored in PC is now stored in the STACK before the program control is transferred to the subroutine.

Now after executing the RET instruction the program control returns back to the main program.

The Difference b/w CALL & RET in structure —

(i) As for CALL instruction, we have to specify the address where as for RET instruction the location are pre defined.

17 November
THURSDAY

18 November
FRIDAY

19 November
SATURDAY

Proficiency


321-44

322-43

323-42

(2) The execution of Core Instructions is specified by the programme where execution of RST Instructions are decided by peripheral by inserting the hex code into the data bus.

Instruction	Binary Code								Hex Code	Call location
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
RST 0	1	1	0	0	0	1	1	1	C7	0000H
RST 1	1	1	0	0	1	1	1	1	CF	0008H
RST 2	1	1	0	1	0	1	1	1	BD7	0010H
RST 3	1	1	0	1	1	1	1	1	DF	0018H
RST 4	1	1	1	0	0	1	20	Not enabled	E7	0020H
RST 5	1	1	1	1	0	1	1	SUNDAY	EF	0028H
RST 6	1	1	1	1	0	1	1	1	F7	0030H
RST 7	1	1	1	1	1	1	1	1	FF	0038H



→ EF_H
Data 1622

DATA for initial
from

Circuit to implement RST 5

21 November

MONDAY
Priorities

Week 47

22 November

TUESDAY

23 November


WEDNESDAY

The address of the program counter is stored in memory in the stack before the program control is transferred to the RST call location when the processor returns to the return encounter.

Instruction in the subroutine associated with the RST instruction, the program returns to the address that was stored in the stack.

8. Restart Instruction

for ex. RST S is built using Tri-state buffer. In response to the INTR signal, the 8085 sends ENTR low signal which is used to enable the buffer & RST instruction is placed on the data bus.









28 November
MONDAY

Week 43
33-33
29 November
TUESDAY

30 November
WEDNESDAY

INTERRUPT Structure

Priority S/P pin.



1 December
THURSDAY

2 December
FRIDAY

3 December
SATURDAY

Priorities

Interrupt Related Instructions.

① EI → Enable Interrupt

1-byte instruction.

No flags affected.

② DI → Disable the interrupt.

1-byte instruction.

No flags affected.

None Addressing mode.

③ SIM → Set Interrupt mask.

→ 1-byte instruction.

SOD	SDE	X	R7.5	MSE	M7.5	M6-5	SUNDAY 5.5
-----	-----	---	------	-----	------	------	------------

4 December

30.12

0 - Unmask

1 - Mask

Serial Data
enable.

Mask Set enable

1 → masking is enabled

0 → masking is disabled


Reset RST 7.5 Interrupt

SIM can be used for 2 different functions

1 → To set mask for RST 7.5, 6.5, 5.5, 7.1.5 Instruction & each for
contents of accumulator & disable & enable after interrupt secondary to
content of accumulator

2 → To Reset RST 7.5 RST 7.5 PF.

3) Serial I/O done




5 December
MONDAY

Week 49
6 December
TUESDAY

7 December
WEDNESDAY


8 December
THURSDAY

REM Create Interrupt Mask
This indicate the status of Interrupts.
Hence status of Interrupt can be checked
with the help by examining the content
of Accumulator.



Ex. write the instructions To mask RST 7.5 & RST 6.5 interrupt,
where as RST 5.5 interrupt is available - Disable the
serial communication.

Ans



8 December
THURSDAY

9 December
FRIDAY

10 December
SATURDAY


~~Programmable Interrupt Controller - 8259A~~

Programmable Peripheral Interface (PPI) 8255

8255 is a programmable, parallel I/O device. It can be programmed to transfer data under various conditions, from simple I/O to interrupt I/O.

8255 has 40 pins. Out of these there are 24 I/O pins which can be grouped in 8-bit parallel ports: Port A, Port B, & Port C. Bits of Port C can be used as individual bits of Group of 4 bits: Port Cupper (Cu) & Port Clower (Cl).

11 December
SUNDAY




DECEMBER				2011			
1	2	3	4	5	6	7	8
9	10	11	12	13	14	15	16
17	18	19	20	21	22	23	24
25	26	27	28	29	30	31	1

12 December
MONDAY

Week 50
346-19
13 December
TUESDAY

14 December
WEDNESDAY

Block Diagram →



15 December
THURSDAY

16 December
FRIDAY

17 December
SATURDAY

port A → Contains 8-bit for sending / Receiving Data.

port B - 8 bit parallel port used for sending & receiving data.

port C → 8-bit parallel port is divided into two 4-bit ports.

Control logic →

RD → This is active low signal. When the signal is low, the MPU reads the data from the selected I/O port of 8255.

WR → This is active low signal when the signal is low, the MPU writes in to selected I/O port of 8255.

Reset → This is active High signal. It clears the Control Register.

Address Logics → These pins are commonly connected to the microprocessor address pins. The combination of these two is used to identify the address of various ports & Control Registers.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
1																															
2																															
3																															
4																															
5																															
6																															
7																															
8																															
9																															
10																															
11																															
12																															
13																															
14																															
15																															
16																															
17																															
18																															
19																															
20																															
21																															
22																															
23																															
24																															
25																															
26																															
27																															
28																															
29																															
30																															
31																															

19 December

MONDAY

Week 51
36-12 TUESDAY





36-11 WEDNESDAY

Priorities

$\overline{CS} \rightarrow$ It is Master Chip Select signal
 It is active low signal.

Address Decoding for 8255

CS	A_1	A_0	port selected
0	0	0	Port A
0	0	1	Port B
0	1	0	Port C
0	1	1	Control Register
1	X	X	8255 Not Selected



Control Logic Diagram of 8255

22 December
THURSDAY


23 December
FRIDAY

24 December
SATURDAY

Problems

Control Register → This Register is internal to the 8255 chip. The contents of this Register is called Control Word. Control Word specifies I/O function & modes of various ports of 8255.

Ex. Find the address of various ports & Control Register for the circuit shown below.



Sof

CS Logic						Port Select		Hex Address	Port Name
A7	A6	A5	A4	A3	A2	A1	A0		
1	1	1	1	1	0	0	0	F8H	A
1	1	1	1	1	0	0	1	F9H	B
1	1	1	1	1	0	1	0	FAH	C
1	1	1	1	1	0	1	1	FBH	Control Reg

26 December
MONDAY

Week 52
300-6
27 December
TUESDAY

28 December
WEDNESDAY
300-7

Priorities

Modes of 8255

- (i) BSR (bit set / Reset mode)
- (ii) I/O mode.

Bit D₇ of Control Register specify either I/O functions or bit set /Reset functions

If Bit D₇ = 1 then Bit D₇ - D₀ determine I/O functions in various mode.

If Bit D₇ = 0, port C operates in BSR mode. B

The BSR Control word does not affect the function of port A & port B.

To communicate with the peripheral through 8255A, three steps are necessary


- (i) Determine the address of port A, B & C of the Control Register accordingly to the chip select logic & Address using A₇ & A₀.
- (ii) Write a Control Word in Control Register
- (iii) Write I/O instruction to communicate with peripherals through ports A, B, C

29 December
THURSDAY

30 December
FRIDAY

31 December
SATURDAY

BSR Control word → This control word will be written in the Control Register, set or reset one bit at a time.



0 0 0 = Bit 0
0 0 1 = Bit 1
0 1 0 = Bit 2
0 1 1 = Bit 3
1 0 0 = Bit 4
1 0 1 = Bit 5
1 1 0 = Bit 6
1 1 1 = Bit 7

1 January



Input / output mode → I/P, O/P mode in

Used to transfer the data to & from the peripherals.

- Mode - 0 → Simple I/P, O/P mode
- I/P, O/P + mode - 1 I/P, O/P with hand shake signals.
- Bidirectional mode.

DECEMBER								2011	
27	28	29	30	31	1	2	3	4	5
28									
29									
30									
31									
1									
2									
3									
4									
5									
6									
7									
8									
9									
10									
11									
12									
13									
14									
15									
16									
17									
18									
19									
20									
21									
22									
23									
24									
25									
26									
27									
28									
29									
30									
31									

Notes
8255 Control word format →



Ex. Mode 0

In this mode, all ports A & B are used as 2 8 bit Input/Output ports. Port C as two 4 bit function as simply I/O or output ports.

Notes

Mode-1 I/P, O/P mode with hand shake. → In this mode I/P, or output data transfer is controlled by hand shake signal.

Hand shake signals are used to synchronise the operations. This signal is used to inform the speed of peripheral & speed of data transfer of microprocessor are not same.

The hand shake signal is used to inform the microprocessor that peripheral device is ready to communicate with the peripheral microprocessor or NOT.

Before the data transfer ex. The ~~sh~~ hand shake signal are exchanged b/w the microprocessor & peripherals.

In this mode

- (i) port A & port B work as 8 bit I/P, O/P ports.
- (ii) Each port uses three lines for handshaking from port C.


1 Remaining two lines of port C used for simple Input / Output functions.

Mode-2 → Bi-directional data Transfer → This mode allows bi-directional data transfer over a single 8-bit data bus only in Group A with port A as 8-bit bidirectional data bus & lines P_{C2} - P_{C7} are used.


Notes

for Handshaking purpose, B_0
 Port B can be used in mode 0 or in
 mode 1.

Mode 2 is used in applications such as
 data Transfer between two computer & floppy
 disk controller interface



8255 Mode 2 with mode 0 (DIP)



port B in

port C lower (PC2-0)


$$1 = \text{P}10$$

$$0 = \text{P}11$$


Notes

In mode 2 The port B can be Configured
In mode 0 or mode 1

If port B is Configured in mode 0, three pins (PC_0, PC_1, PC_2) used for Input/Output purpose . & If Port B is used in mode 1 then three pins (PC_0, PC_1, PC_2) also used in hand shaking signals for Port A.



Controller




Hand Shaking

Notes

Programmable Device with hand shake signals.
 Since MPU & peripherals are operate at 9 different speeds. Hence some signals are transmitted prior to data transfer b/w the fast responding MPU & slow responding peripherals. like printer, keyboard.

These signals are called Hand shake signals. These signals are provided by programable device.



Interfacing Device with hand

shake signals

for data I/P.

data O/P.

Data I/P with Handshake →

- 1) A peripheral place a delay in the I/P port & inform the interfacing device by sending strobe (SR, STR) signal
- 2) The device inform the peripheral that it's I/P port is full & do not send the next byte until this byte has been read. This message is conveyed by to the peripheral by sending signal TBF

- ⑧ The MPU keeps checking the status until a byte is available or the device informs the MPU by generating an interrupt.
- ⑨ The MPU reads the byte by sending the control signal \overline{RD} .

Data QP with hand shake →

- ① The MPU writes a bytes in the QP port of the programmed TELEPHONES device by sending the control signal \overline{WR} AND ADDRESSES
- ② The Device informs the peripheral by sending hand shake signal QBF that a byte is on the way
- ③ The peripheral acknowledges the byte by sending the signal ACK.
- ④ The Device Interrupts the MPU for the next byte

Programmable Interrupt Controller - (PC) PIC → 8259

A ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐

8259 is a programmable Interrupt Controller.

& it is used to provide additional Interrupts.

e-mail

M

e-mail

M

The 8259 Cen -

O

O

(1) Manage 8 interrupts according to the instruction written in the Control Register. This is equal to providing 8 interrupt pin on the processor instead of one INTR pin.

e-mail

M

e-mail

M

(2) mask each interrupt request individually

(3) Read the status of pending interrupt, in service interrupt, & masked interrupt.

(4) set up to work with either the 8085 micro processor mode or 8086/ 8088 micro processor mode

e-mail

M

e-mail

M

(5) provides eight levels of priority in a variety of modes.

O

Block Diagram →

R

e-mail

R

(1) Read / write logic → It has the following signal.

O

e-mail

O

AO → when the Address Line AO is at logic 0, then Controller is selected to write a command or read the status. The chip Select & AO determine the port address of Controller.

R

e-mail

R

CS → Chip Select →

O

e-mail


O

INT → Interrupt Request →

R

e-mail

R



(ii) Control Logic \rightarrow It has two pins

INT (as output) \rightarrow It is connected to the interrupt pin of the MPU. When once a valid interrupt is asserted, INT signal goes high & $INTA$ (as input) is the acknowledge signal from MPU.

Data BUS Buffer →

It has bidirectional Data pins (D7-D0) these pins are connected to the data BUS of microprocessor.

The Data BUS buffer is used to allow the 8085 to send Control words to 8259 & read status word from 8259.

CASCADE BUFFER / COMPARATOR → This block is used

to expand the Number of Interrupt levels by Cascading two or more 8259.

CAS0 → CAS2 (Cascade Lines) → these lines are used to connect More than one 8259 in Cascade mode.

SP/EN (Slave/program / Enable buffer) → It

is used to Define 8259 as Master/Slave.

When single 8259 is used. It operates as master, & $\overline{SP/EN}$ pin is connected to +5V (logic 1) & when more than one 8259 are used then only one 8259 can work as master & remaining 8259 can work as slave & $\overline{SP/EN}$ connected to ground (logic 0).

Interrupt Register & Priority Resolver →

The interrupt Request Register has eight I/P lines (IRQ0-IRQ7) for interrupt.

E



F



when these lines goes High , the request are stored in Register

The In Service Register stores the levels that are currently being serviced.

Interrupt Mask Register stores the masking bits of interrupt lines to be masked.

The Priority Resolver examines the three Register & determine whether INT should be sent to MPU OR NOT.

Interrupt operation →

To implement the interrupt . The interrupt enable flip-flop in the microprocessor should be enable & 8259 should be initialized by writing Command Words in the Control Register.

There are two types of Command words one initialization Command words (ICW) & Second is Operational Command words (OCW)

The ICW is used to set up the proper condition & specify the RST vector address. The OCW are used to perform functions such as masking interrupts.

Once the 8259 is initialized the following sequence occurs

- (i) The IRR stores the interrupt requests.
- (ii) The priority Resolver check the three registers in the DRR for interrupt requests, LMR for masking bits & LSH for interrupt request being serviced.
- (iii) Then it receive the priority & set the INT signal high.
- (iv) The MPU acknowledge the signal high by sending INTR.
- (v) After receiving the INTR signal, the appropriate priority bit in the ISR is set to indicate which interrupt level is being serviced & the corresponding bit in the DRR is reset to indicate that the request is accepted. Then the opcode for CALL instruction.
- (vi) CCW is placed on the Data BUS.
- (vii) PIPU decodes the CALL Instruction & sends two more INTR signals on the Data BUS.
- (viii) When 8259 receives the second INTR it places the lower order byte of CALL address on the data bus.
- (ix) At the third INTR, it places the higher order byte of the address on Data BUS.
- (x) During the third INTR bus, the ISR

bit is Reset either automatically or by a command word that is issued at the end of common service routine.

(viii) The program sequence is transferred to the memory location specified by CALL instruction.

Priority modes →

(i) Fully Nested modes → This is a general purpose mode in which all interrupt requests are queued from highest to lowest.

IRO	IR ₁	IR ₂	IR ₃	IR ₄	IR ₅	IR ₆	IR ₇
4	5	6	7	0	1	2	3

↑ ↑ Highest Priority
Lowest Priority

When an interrupt is acknowledged, the highest priority request is determined & its vector location is taken by data bus.

(ii) Automatic Rotation mode → In this mode some applications have can be explicit priority assigned to no. of interrupting device. Hence with the help of this mode, the request after being served received the lowest priority.

IRO	IR ₁	IR ₂	IR ₃	IR ₄	IR ₅	IR ₆	IR ₇
4	5	6	7	0	1	2	3

↑ ↓ Lowest

Assuming that DRAM has just been served,

K L M T

(iii) specific rotation mode → this is similar to Automatic rotation mode except that the programme can select any I.R. for the lowest priority.

Keyboard / Display Controller 8279.

8279 is a hardware approach to interface a Keyboard & Display Unit. The disadvantage of soft ware approach is that micro processor is occupied for a considerable amount of time in checking the keyboard & refreshing the display.


The 8279 is a 40-pin device with two segments of keyboard & display.

The keyboard segment is connected to key matrix. Key board entries are stored in internal FIFO memory. An interrupt signal is generated with each entry.

The display segment can provide display interface with devices like LED's. This segment has 16x8 R/W memory (RAM) which can be used to read/write information for display purpose.

R (i) Key board section -

(i) RL₀-RL₇ (Return lines) → These inputs




are connected to key board.

(ii) SHIFT → It is used in the scanner keyboard when key is closed the shift flip-flop status is stored.

(iii) CNTL / STB (Control / strobe) → The status of SHIFT key & control key is stored along with key closure. The key board can operate in two mode -

(i) Two key lock out mode - In this mode -



Then only first key is recognized.

N-Key rollover mode → In this mode simultaneous keys are recognized & their codes are stored in internal buffer.

Scan Section → This section has a scan counter & four scan lines. These four lines can be decoded to generate 16 scan lines. These lines can be connected to the rows of matrix key board.

Display Section → It contains eight input lines divided in to two groups A₀-A₃ & B₀-B₃. These lines can be used as either as a group of eight lines or two group of four.

The display can be blanked by using BD line.

Processor Section →

(i) D_{B0}-D_{B7} → Bidirectional Data Bus used to transmit the command.

(ii) IRB → Active High Signal. This pin goes high whenever entries are stored in EEPROM. This signal is used to interrupt the MPU to indicate the availability of data.