

MOS INTEGRATED CIRCUIT μ PD78212, 78213, 78214

8-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

The μ PD78212, 78213 and 78214 are 78K/II series products. The 78K/II series is an 8-bit single chip microcomputer which can access the memory space of 1M byte with an external expansion.

Functions are described in detail the following User's Manual, which should be read when carrying out design work.

 μ PD78214 Series User's Manual Hardware Volume : IEM-1236 78K/II Series User's Manual Instruction Volume : IEU-1311

FEATURES

• High-speed instruction execution (at 12 MHz operation) : 333 ns (μ PD78212 and 78214)

500 ns (μPD78213)

On-chip memory ROM: 8K bytes (μPD78212)

16K bytes (μPD78214)

RAM: 384 bytes (μPD78212)

512 bytes (µPD78213, 78214)

- On-chip high-performance interrupt controller
- On-chip A/D converter (8 bits × 8 channels)
- I/O pin: 54 pins
- Real-time output port (8 × 1 or 4 × 2)
- · Serial interface: 2 channels
- Timer/counter (16 × 1 and 8 × 3)

APPLICATION

OA equipment such as printer, typewriter, PPC, FAX, etc., electronic instrument, inverter, camera

The information in this document is subject to change without notice.

Document No. IC-2526G (O. D. No. IC-7649I) Date Published September 1994 P Printed in Japan




ORDERING INFORMATION

Ordering Code	Package	Quality Grade	
μPD78212CW-×××	64-pin plastic shrink DIP (750 mil)	Standard	
μ PD78212GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard	
μ PD78212GJ- $\times\times$ -5BJ	74-pin plastic QFP (20 \times 20 mm)	Standard	
μ P D78213GC-AB8	64-pin plastic QFP (14 × 14 mm)	Standard	
μ PD78213GJ-5BJ	74-pin plastic QFP (20 × 20 mm)	Standard	
μ PD78213GQ-36	64-pin plastic QUIP	Standard	
μPD78213 Ŀ	68-pin plastic QFJ (□950 mil)	Standard	
μ PD78214CW- \times \times	64-pin plastic shrink DIP (750 mil)	Standard	
μ PD78214GC- \times \times -AB8	64-pin plastic QFP (14 \times 14 mm)	Standard	
μ PD78214GJ-×××-5BJ	74-pin plastic QFP (20 \times 20 mm)	Standard	
μ PD78214GQ- \times \times -36	64-pin plastic QUIP	Standard	
μ PD78214L- \times \times	68-pin plastic QFJ (□950 mil)	Standard	

Remarks "xxx" means the specified ROM code.

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

78K/II PRODUCT LINE-UP DIAGRAM






FUNCTION LIST

Product Name Item Basic instruction (Mnemonic)		μPD78213		μPD78212	μPD78214		
				65			
Minimum instruction execution time (at 12 MHz operation)		500 ns		333 ns			
On-chip memory capacity RAM		ROM	ROM-less		8K bytes	16K bytes	
		RAM	512 bytes		384 bytes	512 bytes	
Memory space			Program memory: 64K l	oytes,	data memory: 1M byte		
	Input				14	The state of the s	
	Output				12		
I/O pins	1/0		10			28	
	Total						
		n pull-up	36			54	
Pins with	resistor		10			34	
addi-	LED dir	ect drive				16	
func-	Transistor direct						
tion*	drive o		8				
ROM-less mode setting			ROM-less product EA pin = High-level		= High-level		
Real-time	output p	ort	4 bits × 2 or 8 bits × 1				
General re	eaister		8 bits × 8 × 4 banks (memory mapping)				
			16-bit timer/counter	Cap	er register × 1 ture register × 1 npare register × 2	Pulse output enable (Toggle output PWM/PPG output)	
Timer/cou	ınter		8-bit timer/counter 1	Cap	er register × 1 ture/compare register × 1 npare register × 1	Pulse output enable (Real-time output: 4 bits × 2	
			8-bit timer/counter 2	Cap	er register × 1 ture register × 1 npare register × 2	Pulse output enable (Toggle output PWM/PPG output	
			8-bit timer/counter 3	Į.	er register × 1 npare register × 1		
Serial inte	erface		UART CSI (3-wire serial I/O, SI	: 31) ·	1 channel (specialized baud 1 channel	rate generator incorporated)	
A/D conve	erter		8-bit resolution × 8 channels				
4.			19 sources (external 7, internal 12) + BRK instruction				
Interrupt			Priority order of 2 levels (programmable)				
			2 types of servicing (vectored interrupt, macro service)				
			16-bit operation				
Instruction	n set		Multiplication/division (B bits >	< 8 bits, 16 bits ÷ 8 bits)		
			Bit manipulation BCD adjustment, others				
			64-pin plastic shrink DIP		mil)		
			64-pin plastic QUIP (exc				
Package			68-pin plastic QFJ (exce				
			64-pin plastic QFP (14 ×				
			74-pin plastic QFP (20 ×	20 mn	n)		


^{*} Pins with additional function included in the I/O pin.

PIN CONFIGURATION (TOP VIEW)


64-pin plastic shrink DIP, 64-pin plastic QUIP




64-pin plastic QFP



74-pin plastic QFP



68-pin plastic QFJ



P00 to P07 : Port 0
P20 to P27 : Port 2
P30 to P37 : Port 3
P40 to P47 : Port 4
P50 to P57 : Port 5
P60 to P67 : Port 6
P70 to P75 : Port 7

TO0 to TO3 : Timer Output
Cl : Clock Input
RxD : Receive Data
TxD : Transmit Data
SCK : Serial Clock

ASCK : Asynchronous Serial Clock

SB0 : Serial Bus
SI : Serial Input
SO : Serial Output

NMI : Non-maskable Interrupt INTP0 to INTP5 : Interrupt From Peripherals

AD0 to AD7 : Address/Data Bus A8 to A19 : Address Bus RD : Read Strobe
WR : Write Strobe
WAIT : Wait

ASTB : Address Strobe
REFRQ : Refresh Request

RESET : Reset X1, X2 : Crystal

EA : External Access

AN0 to AN7 : Analog Input


AVREF : Reference Voltage


AVss : Analog Ground

VDD : Power Supply

Vss : Ground NC : Non-connection

8





CONTENTS

1.	PIN	FUNCTIO	JNS	12						
	1.1	PORTS.		12						
	1.2	OTHER	PORTS	13						
	1.3	PIN I/O	CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS	14						
2.	INT	ERNAL B	LOCK FUNCTION	17						
	2.1	MEMOR	Y SPACE	17						
	2.2	PORT		20						
	2.3	REAL-TIME OUTPUT PORT2								
	2.4	4 TIMER/COUNTER UNIT 22								
	2.5	A/D CO	NVERTER	24						
	2.6	SERIAL	INTERFACE	26						
		2.6.1	Asynchronous Serial Interface	27						
		2.6.2	Clocked Serial Interface	28						
3.	INT	ERNAL/E	XTERNAL CONTROL FUNCTION	29						
	3.1	INTERR	UPT	29						
		3.1.1	Interrupt Source	30						
		3.1.2	Vectored Interrupt	32						
		3.1.3	Macro Service	32						
		3.1.4	Macro Service Application Example							
	3.2	LOCAL E	BUS INTERFACE	35						
		3.2.1	Memory Expansion	35						
		3.2.2	Programmable Wait							
		3.2.3	Pseudo-Static RAM Refresh Function							
	3.3		YYY							
	3.4	RESET .		37						
4.	INS	TRUCTIO	N SET	38	*					
5.	ELE	CTRICAL	SPECIFICATIONS	42						
6.	PAC	KAGE IN	FORMATION	58						
7.	REC	OMMEN	DED SOLDERING CONDITIONS	64						
ΑP	PEND	IX A. D	EVELOPMENT TOOLS	66						
ΛÞ	DENID	IYR D	ELATED DOCUMENTS	68	4					
\sim	. FIAD	IN D. II								



1. PIN FUNCTIONS

1.1 PORTS

Pin Name	I/O	Dual- Function Pin	Function
			Port 0 (P0):
P00 to P07	Output		Established as a real-time output port (4 bits $ imes$ 2)
			Direct drive of transistors capability
P20		NMI	Port 2 (P2):
P21		INTP0	P20 cannot be used as a general-purpose port. (Non-maskable interrupt)
P22		INTP1	However, the input level can be confirmed in the interrupt routine.
P23	Input	INTP2/CI	The connection of the on-chip pull-up resistor can be specified as a 6-bit batch
P24		INTP3	for P22 to P27 by software.
P25		INTP4/ASCK	
P26		INTP5	
P27		SI	
P30		RxD	Port 3 (P3):
P31	input/	TxD	The input/output specifiable bit-wise.
P32	output	SCK	Input mode pins specifiable for on-chip pull-up resistor connection as a batch
P33		SO/SB0	by software.
P34 to P37		TO0 to TO3	
			Port 4 (P4):
			The input/output specifiable as an 8-bit batch.
P40 to P47*	Input/ output	AD0 to AD7	The connection of the on-chip pull-up resistor specifiable as an 8-bit batch by
	output		software.
			LED direct drive capability.
			Port 5 (P5):
			The input/output specifiable bit-wise.
P50 to P57*	Input/ output	A8 to A15	Input mode pins specifiable for on-chip pull-up resistor connection as a batch
	output		by software.
			LED direct drive capability.
P60 to P63	Output	A16 to A19	Port 6 (P6):
P64*		RĎ	P64 to P67 enables to specify the input/output bit-wise.
P65*	input/	WR	The connection of the on-chip pull-up resistor can be specified as a batch for
P66	output	WAIT/AN6	P64 to P67 by software.
P67		REFRQ/AN7	
P70 to P75	Input	AN0 to AN5	Port 7 (P7)

^{*} Can not be used as a port in case of the μ PD78213.

1.2 OTHER PORTS

Pin Name	1/0	Function	Dual- Function Pin
TO0 to TO3	Output	Timer output	P34 to P37
CI	Input	Count clock input to 8-bit timer/counter 2	P23 /INTP2
RxD	Input	Serial data input (UART)	P30
TxD	Output	Serial data output (UART)	P31
ASCK	Input	Baud rate clock input (UART)	P25/INTP4
SB0	Input /output	Serial data input/output (SBI)	P33/SO
SI	Input	Serial data input (3-wire serial I/O)	P27
so	Output	Serial data output (3-wire serial I/O)	P33/SB0
SCK	Input /output	Serial clock input/output (SBI, 3-wire serial I/O)	P32
NMI	/odiput		P20
INTP0	1		P21
INTP1			P22
INTP2	Input	External interrupt request	P23/CI
INTP3	1		P24
INTP4	1		P25/ASCK
INTP5	1		P26
AD0 to AD7	Input /output	Time multiplexing address/data bus (external memory connection)	P40 to P47*
A8 to A15	Output	Upper address bus (external memory connection)	P50 to P57*
A16 to A19	Output	Upper address when extending address (external memory connection)	P60 to P63
RD	Output	Read strobe into external memory	P64*
WR	Output	Write strobe into external memory	P65*
WAIT	Input	Wait insertion	P66/AN6
ASTB	Output	Output Address (A0 to A7) latch timing output (at external memory accessed)	
REFRQ	Output	Refresh pulse output into external pseudo-static memory	P67/AN7
RESET	Input	Chip reset	
X1	Input		
X2		Crystal connection for system clock oscillation (capability of clock input to X1)	
ĒĀ	Input	ROM-less operating specification (external access of the same space as internal ROM). This is used by high level in the μ PD78212 and 78214, low level in the μ PD78213.	
AN0 to AN5			P70 to P75
AN6, AN7	Input	Analog voltage input for A/D converter	P66/WAIT, P67/REFRQ
AVREF		Reference voltage apply for A/D converter	
AVss		GND for A/D converter	
VDD]	Positive power supply pin	
Vss	1	GND pin	
NC]	Not connected internally	

[•] Can not be used as a port in case of the μ PD78213.

1.3 PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 1-1. For the input/output circuit configuration of each type, see Fig. 1-1.

Table 1-1 Input/Output Circuit Type of Each Pin and Recommended Connection of Unused Pins

Pin Name	Input/Output Circuit Type	1/0	Recommended Connection when not Used
P00 to P07	4	Output	Leave open.
P20/NMI	2		Connected to Vpp or Vss.
P21/INTP0			
P22/INTP1			
P23/INTP2/CI		Input	
P24/INTP3	7		Connected to VDD.
P25/INTP4/ASCK	- 2-A		
P26/INTP5			
P27/SI			
P30/R×D	F. A		
P31/TxD	5-A		
P32/SCK	8-A		
P33/SB0/SO	10-A	Input/output	Input : Connected to VDD. Output : Leave open.
P34/TO0 to P37/TO3			Output : Leave open.
P40/AD0 to P47/AD7	5-A		
P50/A8 to P57/A15			
P60/A16 to P63/A19	4	Output	Leave open.
P64/RD	5-A		Input : Connected to VDD.
P65/WR]	Input/output	Output : Leave open.
P66/WAIT/AN6			Input : Connected to Vpp.®
P67/REFRQ/AN7	11		Output : Leave open.
P70/AN0 to P75/AN5	9	Input	Connected to Vss.
ASTB	4	Output	Leave open.
RESET	2		
EA	1	Input	
AVREF		i iiiput	Connected to Vss or VDD.*
AVss			Connected to Vss.

★ Note If the input and output are not stable on the dual-function pin as input and output, connect to Voo via a resistor of tens of k. (Especially, if the reset input pin exceeds the low level input voltage at poweron or in case of change the input/output by software.)


Remarks The type numbers are standardized by 78K series, therefore they are not always consecutive numbers in each product. (Some circuits are not incorporated.)

* In the following status, do not apply a voltage outside the range AVss to AV_{REF} to relevant pins, as the μ PD78212, 78213 and 78214 may be damaged.

Status	Pins		
A/D conversion operation	Pins for A/D conversion		
A/D converter not used (or not operated)	Pins selected by the A/D converter mode register (ADM) • MS bit = 1 → Pins which are A/D converted when A/D conversion is specified • MS bit = 0 → AN0 pin		

When the A/D converter is not used, if the AV_{REF} pin is fixed at the Vss level, the AN0 (P70) pin is automatically selected after $\overline{\text{RESET}}$ input. Fix the AN0 pin at the Vss level, or set the AV_{REF} pin to the VDD level, and set the AN0 pin level to the AV_{REF} level or below.

Fig. 1-1 Pin Input/Output Circuits



2. INTERNAL BLOCK FUNCTION

2.1 MEMORY SPACE

The μ PD78212, 78213 and 78214 can access a 1M-byte memory space. The Fig. 2-1 and 2-2 show that memory space. The program memory mapping depends on the $\overline{\text{EA}}$ pin status.

(1) In case of the μ PD78212

The program memory is mapped into the internal ROM (8K bytes: 00000H to 01FFFH) and the external memory (56704 bytes: 02000H to 0FD7FH). The external memory is accessed by the external memory expansion mode. The mapping area into the external memory is shareable with the data memory.

The data memory is mapped into the internal RAM (384 bytes: 0FD80H to 0FEFFH). In the 1M byte extended mode, the external memory (960K bytes: 10000H to FFFFFH) is mapped as the expansion data memory.

(2) In case of the μ PD78213

The program memory is mapped into the external memory (64768 bytes: 00000H to 0FCFFH). This area is shareable with a data memory.

The data memory has been mapped into the internal RAM (512 bytes: 0FD00H to 0FEFFH). In the 1M byte expansion mode, the external memory (960K bytes: 10000H to FFFFFH) is mapped as a expansion data memory.


(3) In case of the μ PD78214

The program memory is mapped into the internal ROM (16K bytes: 00000H to 03FFFH) and the external memory (48384 bytes: 04000H to 0FCFFH). The external memory is accessed by the external memory expansion mode. The mapping area into the external memory is shareable with the data memory.

The data memory has been mapped into the internal memory (512 bytes: 0FD00H to 0FEFFH). In the 1M byte extended mode, the external memory (960K bytes: 10000H to FFFFFH) is mapped as the expansion data memory.

Z M O

Fig. 2-1 μ PD78212 Memory Map



- * 1. Accessed by 1M-byte expansion mode.
- Shaded area denotes internal memory.
- 2. Accessed by external memory expansion mode.

EA = L (ROM-less Mode) *3 $\overline{EA} = H$ **FFFFFH Extended Address** Data Memory External Memory *1 (960K Bytes) **OFEFFH** General Registers (32 Bytes) **OFEEOH** 10000H **OFEDFH** Special Function Registers (SFR) **OFFFFH** Macro Service Control **OFFDFH** Word (30 Bytes) 0FEC2H **OFFDOH** (256 Bytes) 0FF00H Memory Space (1M Bytes) OFEFFH Internal RAM Data Area Internal RAM (512 Bytes) (512 Bytes) (512 Bytes) 0FD00H 0FD00H Normal Address (64K Bytes) **OFCFFH** 03FFFH Program Memory/Data Memory Program Area Program Memory / Data Memory (12K Bytes) 01000H External Memory *2 00FFFH (48384 Bytes) **External Memory** CALLF Entry Area (64768 Bytes) (2K Bytes) H00800 007FFH Program Area (1920 Bytes) 04000H H08000 00FFFH 03FFFH 0007FH CALLT Table Area (64 Bytes) 00040H Internal ROM 0003FH (16K Bytes) Vector Table Area (64 Bytes)

Fig. 2-2 μPD78213/78214 Memory Map

- * 1. Accessed by 1M-byte expansion mode.
- Shaded area denotes internal memory.


00000H

- 2. Accessed by external memory expansion mode.
- 3. μ PD78213 only when $\overline{EA} = L$

00000H

2.2 PORT

The μ PD78212, 78213 and 78214 are equipped with ports as Fig. 2-3, operable for various controls. The function of each port describes Table 2-1. The port 2 to port 6 can be specified to use the on-chip pull-up resistor by software at power-on.



* P40 to P47, P50 to P57, P64 and P65 can not be used as a port in case of the μ PD78213.

Table 2-1 Port Function

Name	Pin Name	Function	Designation of Software Pull-Up
Port 0	P00 to P07	Outputs or high-impedance specifiable as an 8-bit batch. Operable as 4-bit real-time output (P00 to P03, P04 to P07). Transistor direct drive capability.	_
Port 2	P20 to P27	Input port	6-bit batch (P22 to P27)
Port 3	P30 to P37	Input or output specifiable bit-wise	Input mode pins specifiable as a batch.
Port 4*	P40 to P47	Input or output specifiable as an 8-bit batch. LED direct drive capability.	8-bit batch
Port 5*	P50 to P57	Input or output specifiable bit-wise. LED direct drive capability.	Input mode pins specifiable as a batch.
Port 6*	P60 to P63	Output port	_
	P64 to P67	Input or output specifiable bit-wise	Input mode pins specifiable as a batch.
Port 7	P70 to P75	Input port	_

^{*} P40 to P47, P50 to P57, P64 and P65 can not be used as a port in case of the μ PD78213.


2.3 REAL-TIME OUTPUT PORT

The real-time output port outputs the data stored in the buffer in synchronization with a timer match interrupt or external interrupt. Therefore, a pulse output without jitter can be acquired.

Accordingly, this is suitable for the application (open loop control of a stepping motor, etc.) which outputs any pattern at any interval.

As Fig. 2-4, the port 0 and buffer register are the core of the configuration.

Fig. 2-4 Real-Time Output Port Block Diagram





2.4 TIMER/COUNTER UNIT

The μ PD78212, 78213 and 78214 incorporate one channel of a 16-bit timer/counter unit and 3 channels of an 8-bit timer/counter unit.


Table 2-2 Types and Functions for Timer/Counter


Тур	Unit De & Function	16-Bit Timer/ Counter	8-Bit Timer/ Counter 1	8-Bit Timer/ Counter 2	8-Bit Timer/ Counter 3
	Interval timer	2ch	2ch	2ch	1ch
Туре	External event counter		. SELECTE	0	
	One shot timer			0	
	Timer output	2ch	_	2ch	
	Toggle output	0	<u>—</u>	0	
uou	PWM/PPG output	0	**************************************	0	
Function	Real-time output		0		
<u> </u>	Pulse amplitude measurement	0	0	0	
	Number of interrupt requests	2	2	2	1
	Clock source of serial interface	****	Paul Carrier		0


As 7 interrupt requests are supported in total, this functions as the timer of the 7 channels.


Fig. 2-5 Timer/Counter Unit Block Diagram

16-bit timer/counter unit









OVF: Overflow Flag

2.5 A/D CONVERTER

The μ PD78212, 78213 and 78214 incorporate an analog/digital (A/D) converter with 8 multiplexed analog inputs (AN0 to AN7).

The conversion is a successive approximation and the conversion result is stored in the 8-bit A/D conversion result register (ADCR). Therefore, the conversion can be executed at high speed and accuracy (converting time 30 μ s approximately: At 12 MHz operation).

This prepares the following modes to start the A/D converting operation.

- o Hardware start: Starts the conversion with a trigger input (INTP5).
- Software start: Starts the conversion by setting a bit of A/D converter mode register (ADM).

Also, the following modes are prepared for the operation after started.

- Scan mode: Selects analog inputs one after another and acquires the converted data from all pins.
- o Select mode: Fixes analog inputs to one pin and acquires the continuous conversion value.

When stopping the above modes and the converting operation, all of them are specified by ADM.

The interrupt request (INTAD) occurs when the converted result is sent to ADCR, the interrupt request INTAD is generated (except the software start select mode). Therefore, by means of the macro service, the converted values can be sent into the memory continuously.

Table 2-3 INTAD Generation Mode

	Scan Mode	Select Mode
Hardware start	0	0
Software start	0	

ANO O-Series Resistor String AN1 O-Sample & Hold Circuit O AVREF AN2 O Input Selector R/2 AN3 O-AN4 O-AN5 O-Voltage Comparator Tap Selector AN6 O-AN7 O-Successive Approximation Register (SAR) Conversion Edge Trigger INTAD INTP5O Detector R/2 Controller O AVss INTP5 Trigger Enable ► Interrupt Request Selector A/D Converter Mode A/D Conversion Result Register (ADM) Register (ADCR) 8 Internal Bus

Fig. 2-6 A/D Converter Block Diagram

2.6 SERIAL INTERFACE

The μ PD78212, 78213 and 78214 are equipped with 2 independent channels for serial interfaces.


Asynchronous serial interface (UART)

- O Clocked serial interface (CSI)
- 3-wire serial I/O
 - Serial bus interface (SBI)


This enables both a communication with the external system and a local communication in the system simultaneously (see Fig. 2-7).

Fig. 2-7 Example of Serial Interface

(a) UART + SBI



(b) UART + 3-wire serial I/O



Handshake line

2.6.1 Asynchronous Serial Interface

A UART (Universal Asynchronous Receiver Transmitter) has been incorporated as an asynchronous serial interface. This is the method to transmit the one byte data following the start bit.

As UART dedicated baud rate generator is incorporated, communications are possible with a wide range of any baud rate.

Also, the baud rate can be defined by dividing the input clock for the ASCK pin.

Moreover, a baud rate can be generated with 8-bit timer/ counter 3.

If the UART dedicated baud rate generator is used, the baud rate (31.25 kbps) of the MIDI specification can be acquired.




Fig. 2-8 Asynchronous Serial Interface Block Diagram

fclk : Internal system clock frequency (system clock frequency / 2)

2.6.2 Clocked Serial Interface

This is a method to communicate one byte data in synchronization with the serial clock which is activated by master device and starts to transmit.




Fig. 2-9 Clocked Serial Interface Block Diagram

fclk: Internal system clock frequency (system clock frequency / 2)

(1) 3-wire serial I/O

This is a interface to communicate with a device which incorporates a conventional clocked serial interface.

Basically, the communication is made through 3 wires of serial clock (SCK) and serial data (SI, SO). In case of connecting with multiple devices, the handshake line is required.

(2) SBI

This can communicate with multiple devices through 2 wires of serial clock (SCK) and serial bus (SB0) and this is a NEC standard serial interface.

The master device outputs "address" from the SB0 pin and selects the communicated slave device. Then, "command" and "data" are transmitted and received between the master and slave.



3. INTERNAL/EXTERNAL CONTROL FUNCTION

3.1 INTERRUPT

The interrupt request servicing can be selected from 2 modes in the following table.

Table 3-1 Interrupt Request Servicing

Servicing Mode	Servicing Subject	Servicing	PC, PSW Contents
Vectored interrupt	Software	Branches to service routine, and executes (any servicing contents)	With save and return
Macro service	Firmware	Data transmission, etc. between memory and I/O (fixed servicing contents)	Hold



3.1.1 Interrupt Source

The interrupt source includes the 19 types and a BRK instruction execution as shown in Table 3-2.

The priority of the interrupt servicing can be set to 2 levels (high and low priority levels). Therefore, it can separate the levels of the nest control which the interrupt is in progress and the interrupt request which occurs simultaneously (see Fig. 3-1, Fig. 3-2). But the nesting advances certainly in the macro service (not held).

The default priority is the priority level (fixed) to service the interrupt requests which occur at the same level simultaneously (see Fig. 3-2).

Table 3-2 Interrupt Source

Υ	Default		Source	Internal/	Macro	
Type Priority Name		Name	Trigger	External	Service	
Software		BRK	Instruction execution			
Non- Maskable		NMI	Pin input edge detection			
	0 (highest)	INTP0	Pin input edge detection (TM1 capture trigger)	External		
	1	INTP1	Pin input edge detection (TM2 capture trigger).	External		
	2	INTP2	Pin input edge detection (TM2 event counter input)			
	3	INTP3	Pin input edge detection (TM0 capture trigger)		0	
	4	INTC00	TM0 to CR00 match signal generation			
	5	INTC01	TM0 to CR01 match signal generation			
	6	INTC10	TM1 to CR10 match signal generation	Internal		
	7	INTC11	TM1 to CR11 match signal generation			
Maskable	8	INTC21	TM2 to CR21 match signal generation			
	9	INTP4	Pin input edge detection	External		
		INTC30	TM3 to CR30 match signal generation	Internal]	
		INTP5	Pin input edge detection	External		
	10	INTAD	A/D converter conversion termination (transfer to ADCR)			
	11	INTC20	TM2 to CR20 match signal generation			
	12	INTSER	ASI receive error generation	Internal		
	13	INTSR	ASI receive termination			
	14	INTST	ASI transmit termination		0	
	15 (lowest)	INTCSI	CSI transfer termination			

TM0 : 16-bit timer

TM1 to TM3: 8-bit timer


ASI : Asynchronous serial interface

CSI : Clocked serial interface

Main Routine [Nesting 1] [Nesting 2] [Nesting 3] Servicing of a Servicing of b Macro Service Request b -Vectored Interrupt Request a → V Servicing of c (Low Priority Level) Vectored Servicing of d Interrupt Macro Service Request c -Request d (High Priority Level) Servicing of e Servicing of f Macro Service Request f -Vectored Interrupt Request e -← Vectored Interrupt Request g (High Priority (High Priority Level) Servicing Servicing of h Level: Pending) Macro Service of g Request h

Fig. 3-1 Servicing Example for Another Interrupt Request Occurrence while an Interrupt Servicing

Fig. 3-2 Servicing Example for Simultaneous Occurred Interrupt Request





3.1.2 Vectored Interrupt

The memory contents of the vector table address, which corresponds to the interrupt source, is branched into the processing routine as a destination address.

As the CPU executes the interrupt servicing, the following operations occur.

- O When branch: Saving the CPU status (PC, PSW contents) to the stack.
- O When return: Returning the CPU status (PC, PSW contents) from the stack.

The RETI instruction executes returning to the main routine from the processing routine.

Vector Table Interrupt Source Address BRK 003EH 0002H NMI **INTPO** 0006H H8000 INTP1 INTP2 000AH 000CH INTP3 0014H INTC00 INTC01 0016H 0018H INTC10 INTC11 001AH

Table 3-3 Vector Table Address

Interrupt Source	Vector Table Address
INTC21	001CH
INTP4	000EH
INTC30	
INTP5	0010Н
INTAD	
INTC20	0012H
INTSER	0020H
INTSR	0022H
INTST	0024H
INTCSI	0026H

3.1.3 Macro Service

CPU

Internal Bus

This is a function to transfer the data between the memory and special function registers (SFR) not through the CPU. The macro service controller accesses the memory and SFR, and transfers directly without fetching data. The high-speed data transfer is enabled because the CPU status is not saved/restored and no data is fetched.


Memory Read Macro Service Write SFR

Write Controller Read

Fig. 3-3 Macro Service


3.1.4 Macro Service Application Example

(1) Transmit operation of serial interface



Whenever the macro service request INTST is generated, the next send data is transferred to TXS from the memory. When the data n (last byte) is transferred to TXS (The send data storage buffer becomes empty.), a vectored interrupt request INTST is generated.


(2) Receive operation of serial interface



Whenever the macro service request INTSR is generated, the receive data is transferred to the memory from RXB. When the data n (last byte) is transferred to the memory (There will not be enough space in the receive data storage buffer.), the vectored interrupt request INTSR is generated.

(3) Real-time output port

The INTC10 and INTC11 become output triggers of the real-time output port. In the macro service to them, the next output pattern and interval can be set simultaneously. Therefore, the INTC10 and INTC11 can control 2-system stepping motor independently. Also, it can be applied to control a PWM or DC motor, etc.



Whenever the macro service request INTC10 is generated, the pattern and timing are transferred to P0L and CR10 respectively. When the contents of the TM1 match with the contents of the CR10, the next INTC10 is generated and the contents of the P0L is sent to the output latch. If T_n (last byte) is sent to CR10, a vectored interrupt request INTC10 is generated.

The same operation is available for INTC11 (different point: CR10 \rightarrow CR11, P0L \rightarrow P0H, P00 to P03 \rightarrow P04 to P07).

3.2 LOCAL BUS INTERFACE

The μ PD78212, 78213 and 78214 can be connected a memory and an I/O (memory mapped I/O) externally and supports the 1M-byte memory space (see Fig. 2-1 and Fig. 2-2).




Fig. 3-4 Local Bus Interface Example

3.2.1 Memory Expansion

The following modes have been prepared as a memory expansion function.

- o External memory expansion mode: Expands the program memory and data memory to 48384 bytes (56704 bytes in case of the μ PD78212) externally. But this area can be used unconditionally under the ROM-less mode (EA = L).
- 1M-byte expansion mode:
 Expands the data memory by 960K bytes and become a 1M-byte memory space.

3.2.2 Programmable Wait

A wait can be independently inserted to the memory mapped on both a normal address (00000H to 0FFFFH) and an extended address (10000H to FFFFFH). Therefore, the efficiency of the entire system is not decreased even if a memory with different access time is connected.

3.2.3 Pseudo-Static RAM Refresh Function

The refresh operations are as follows.

- Pulse refresh:
 - Outputs the refresh pulse to REFRQ pin in synchronization with a bus cycle.
- Power-down self refresh:
 Outputs a low-level to the REFRQ pin in the standby mode and holds the contents of the pseudo-static RAM.



3.3 STANDBY

This is a function to reduce the power consumption of the chip. The following modes have been prepared.

- HALT mode: Stops the operation clock of the CPU. The average power consumption is reduced by the normal operation and the intermittent operation during normal operations.
- STOP mode: Stops the oscillator. This stops all operation in the chip and makes the minute power consumption status only with leakage current.

These modes are programmable.

Also, the macro service is started from the HALT mode.




Fig. 3-5 Standby Status Flow

- * 1. In case a vectored interrupt request is a low priority level (status to disable interrupt of a low priority sequence under the HALT setting).
 - 2. In case a vectored interrupt request is a high priority level or the status to enable interrupt of a low priority sequence under the HALT setting.
 - 3. In case a macro service is a low priority level (status to disable interrupt of a low priority sequence under the HALT setting).
 - 4. In case a macro service is a high priority level or the status to enable interrupt of a low priority sequence under the HALT setting.

3.4 RESET

When a low level is input to the RESET pin, the internal hardware is initialized (reset state).

When the RESET input becomes from a low level to a high level, the following data is set in the program counter (PC).

- o Lower 8 bits of PC: Contents of 0000H address
- Upper 8 bits of PC: Contents of 0001H address

The contents of the PC set the destination address and the program starts to be executed from the address. Therefore, it can start from any address by reset start.

Please set the program for the contents of each register as required.

A noise eliminator has been incorporated in the RESET input circuit to prevent any error from noise. This noise eliminator circuit is a sampling circuit based on analog delay.




Fig. 3-6 Reset Acknowledge

Set the RESET signal active in the reset operation at power-on until oscillator stabilization time (approx. 40 ms) elapses.




Fig. 3-7 Reset Operation at Power-On

4. INSTRUCTION SET

(1) 8-Bit Instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, ROR4, ROL4, DBNZ, PUSH, POP

Table 4-1 8-Bit Instructions Classified by Addressing

2nd operand 1st operand	# byte	А	r r'	saddr saddr'	sfr	mem	& mem	laddr16	&!addr16	PSW	n	None*2
А	ADD"		MOV XCH	MOV XCH ADD*1	MOV XCH ADD"	MOV XCH ADD"1	MOV XCH ADD*1	MOV	MOV	моч		
r	MOV		MOV XCH ADD*1								ROL ROLC ROR RORC SHR SHL	MULU DIVUW INC DEC
rl												DBNZ
saddr	MOV ADD"	MOV		MOV XCH ADD"								INC DBNZ DEC
sfr	MOV ADD"1	MOV										PUSH POP
mem & mem		MOV										
mem1 & mem1												ROR4 ROL4
!addr16		MOV										
&!addr16		моч										
PSW	MOV	MOV										PUSH POP
STBC	MOV											

- * 1. ADDC, SUB, SUBC, AND, OR, XOR and CMP are same as ADD.
 - 2. There is no 2nd operand, or the 2nd operand is not an operand address.



(2) 16-Bit Instructions

MOVW, ADDW, SUBW, CMPW, INCW, DECW, SHRW, SHLW, PUSH, POP

Table 4-2 16-Bit Instructions Classified by Addressing

2nd operand 1st operand	# word	AX	rp rp'	saddrp	sfrp	mem1	& mem1	SP	n	None
AX	ADDW SUBW CMPW		ADDW SUBW CMPW	MOVW ADDW SUBW CMPW	MOVW ADDW SUBW CMPW	MOVW	MOVW	MOVW		
rp	MOVW		MOVW						SHLW SHRW	INCW DECW PUSH POP
saddrp	MOVW	MOVW								
sfrp	MOVW	MOVW								
mem1 & mem1		MOVW								
SP	MOVW	MOVW								INCW DECW

(3) Bit Instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Table 4-3 Bit Manipulation Instructions Classified by Addressing

2nd operand 1st operand	CY	A.bit	/A.bit	X.bit	/X.bit	saddr. bit	/saddr. bit	sfr.bit	/sfr.bit	PSW.	/PSW.	None*
СҮ		MOV1 AND1 OR1 XOR1	AND1 OR1	MOV1 AND1 OR1 XOR1	AND1 OR1	MOV1 AND1 OR1 XOR1	AND1 OR1	MOV1 AND1 OR1 XOR1	AND1 OR1	MOV1 AND1 OR1 XOR1	AND1 OR1	SET1 CLR1 NOT1
A.bit	MOV1											SET1 CLR1 NOT1 BT BF BTCLR
X.bit	MOV1											SET1 CLR1 NOT1 BT BF BTCLR
saddr.bit	MOV1											SET1 CLR1 NOT1 BT BF BTCLR
sfr.bit	MOV1											SET1 CLR1 NOT1 BT BF BTCLR
PSW.bit	MOV1											SET1 CLR1 NOT1 BT BF BTCLR

^{*} There is no 2nd operand, or the 2nd operand is not an operand address.

(4) Call/Branch Instructions

CALL, CALLF, CALLT, BR, BC, BT, BF, BTCLR, DBNZ, BL, BNC, BNL, BZ, BE, BNZ, BNE

Table 4-4 Call/Branch Instructions Classified by Addressing

Operand of Instruction Address	\$addr16	laddr16	rp	laddr11	[addr5]
Basic Instructions	BR BC*	CALL BR	CALL BR	CALLF	CALLT
Compound	вт				
Instructions	BF				
	BTCLR				1
	DBNZ				

^{*} BL, BNC, BNL, BZ, BE, BNZ and BNE are same as BC.

(5) Other Instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, NOP, EI, DI, SEL



5. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (Ta = 25 °C)

Parameter	Symbol	Test Conditions	Rating	Unit
Supply voltage	Vpb		-0.5 to +7.0	V
	AVREF		-0.5 to Vpp +0.5	V
	AVss		-0.5 to +0.5	V
Input voltage	Vtı		-0.5 to Voo +0.5	V
	V ₁₂	*	-0.5 to AVREF +0.5	V
Output voltage	Vo	7900	-0.5 to Voo +0.5	V
Output current low		1 pin	15	mA
	lor	All output pins total	100	mA
Output current high		1 pin	-10	mA
	Іон	All output pins total	-50	mA
Operating temperature	Topt		-40 to +85	°C
Storage temperature	T _{stg}		-65 to ÷150	°C

- * Pins which are used as input pins of the A/D converter and which are selected by ANI0 to ANI2 bits of the ADM register when the A/D converter is not operated in P70/AN0 to P75/AN5, P66/WAIT/AN6, P67/REFRQ/AN7 pins. However, VII absolute maximum ratings should also be satisfied.
- Note Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter or even momentarily. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are note exceeded.

Operating Conditions

Clock Frequer	ncy Operating	Temperature (Topt)	Supply Voltage (Voo)		
4 MHz fxx 12	MHz –	40 to +85 °C	+5 V ± 10 %		

Capacitance (Ta = 25 °C, VDD = Vss = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	f = 1 MHz			20	pF
Output capacitance	Со	unmeasured pins		***	20	рF
I/O capacitance	Cio	returned to 0 V.			20	pF

Oscillator Characteristics	(Ta =	-40 to +85	°C, Voo =	+5 V ±10 %,	Vss = 0 V
-----------------------------------	-------	------------	-----------	-------------	-----------

Resonator	Recommended circuit	Parameter	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator	Vss X1 X2	Oscillator frequency (fxx)	4	12	MHz
External clock	1 1 1 1 1	X1 input frequency (fx)	4	12	MHz
HCMOS Invertor		X1 input rising/falling time (txn, txr)	0	30	ns
	Invertor	X1 input high/low level width (twxH, twxL)	30	130	ns

Note When using the clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- · Wring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as Vss. Do not ground it to a ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

Recommended Oscillation Circuit Constants

Ceramic Resonator

Manufactura	Frequency	Dualities Name	Recommended Constants		
Manufacturer	[MHz]	Product Name	C1 [pF]	C2 [pF]	
Murata Mfg. 12	10	CSA12.0MT	30	30	
	12	CST12.0MT*, CST12.0MTW	Capacitor on-chip type		
		CSA4.00MG040	100	100	
	4	CST4.00MG040	Capacitor on-chip type		
Kyocera Corporation	12	KBR12.0M	33	33	

* Production discontinued



Crystal Resonator

Manufacturer	Frequency	Product Name	Recommended Constants		
	[MHz]		C1 [pF]	C2 [pF]	
Kinseki	12	HC-49/U	18	18	

DC Characteristics (Ta = -40 to +85 °C, V_{DD} = +5 V ± 10 %, V_{SS} = 0 V)

Parameter	Symbol		Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage low	Vil			0		0.8	٧
Input voltage high	V _{IH1}	Pins	except for *1 and *2	2.2		Vpb	٧
	V _{IH2}	Pin o	f * 1	2.2		AVREF	٧
	VIH3	Pin o	f *2	0.8Vpp		VDD	٧
Output voltage low	V _{OL1}	lor =	2.0 mA			0.45	V
	V _{OL2}	lot = 8.0 mA *3				1.0	٧
Output voltage high	V _{OH1}	Іон =	–1.0 mA	V _{DD} -1.0			٧
	V _{OH2}	Іон =	–100 μΑ	V _{DD} -0.5			V
	Vонз	lон = −5.0 mA *4		2.0			٧
X1 input current low	lic	0 V ≤ Vı ≤ VıL				-100	μΑ
X1 input current high	hн	VIH3 \le VI \le VDD				100	μΑ
Input leakage current	ILI	0 V ≤	$V_{\text{I}} \leq V_{\text{DD}}$			±10	μΑ
Output leakage current	ILO	0 V ≤	Vo ≤ V _{DD}			±10	μΑ
AV _{REF} current	Alref	Oper	ating mode fxx = 12 MHz		1.5	5.0	mA
Voo supply current	I _{DD1}	Oper	ating mode fxx = 12 MHz		20	40	mA
	I _{DO2}	HALT	mode fxx = 12 MHz		7	20	mA
Data retention voltage	VDDDR	STOR	^o mode	2.5	***************************************	5.5	V
Data retention current		STOP	VDDDR = 2.5 V		2	20	μΑ
	IDDDR	mode	VDDDR = 5 V ±10 %		5	50	μΑ
Pull-up resistor	RL	V1 = 0) V	15	40	80	kΩ

- * 1. Pins which are used as input pins of the A/D converter and which are selected by ANI0 to ANI2 bits of the ADM register when the A/D converter is not operated in P70/AN0 to P75/AN5, P66/WAIT/AN6, P67/REFRQ/AN7 pins.
 - 2. X1, X2, RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0, EA pins
 - 3. P40/AD0 to P47/AD7, P50/A8 to P57/A15 pins
 - 4. P00 to P07 pins



AC Characteristics (Ta = -40 to ± 85 °C, V_{DD} = ± 5 V ± 10 %, V_{SS} = 0 V)

Read/Write Operation (1/2)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
X1 input clock cycle time	tcyx		82	250	ns
Address set-up time (to ASTB↓)	tsast*		52		ns
Address hold time (from ASTB↓)*	thsta		25		ns
Address hold time (from RD↑)	thra		30		ns
Address hold time (from WR1)	thwa		30		ns
RD↓ delay time from address	tdar*		129		ns
Address float time (from RD↓)	tfar*		11		ns
Data input time from address	tdaid*	No. of waits = 0		228	ns
Data input time from ASTB↓	tosтıo*	No. of waits = 0		181	ns
Data input time from RD↓	torio*	No. of waits = 0		100	ns
RD↓ delay time from ASTB↓	tostr*		52		ns
Data hold time (from RD1)	thrid		0		ns
Address active time from RD↑	ÎDRA*		124		ns
ASTB↑ delay time from RD↑	torst*		124		ns
RD low-level width	twar*	No. of waits = 0	124		ns
ASTB high-level width	twsтн*		52		ns
WR↓ delay time from address	tdaw*		129		ns
Data output time from ASTB↓	tostoo*			142	ns
Data output time from WR↓	towoo			60	ns
WR↓ delay time from ASTB↓	tosrw1*	With refreshing disabled	52		ns
•	tostw2*	With refreshing enabled	129		ns
Data set-up time (to WR↑)	tsoowr*	No. of waits = 0	146		ns
Data set-up time (to WR↓)	tsodwr*	In refresh mode	22		ns
Data hold time (from WR↑)*	thwod		20		ns
ASTB↑ delay time from WR↑	tows+*		42		ns
WR low-level width	twwL1*	With refreshing disabled No. of waits = 0	196		ns ns
	twwL2 *	With refreshing enabled No. of waits = 0	144		ns
WAIT↓ input time from address	tdawt*			146	ns
WAIT↓ input time from ASTB↓	tostwr*			84	ns

^{*} The hold time includes the time to hold the VoH and VoL under the load conditions of $C_L = 100$ pF and $R_L = 2$ k Ω .

Remarks 1. The values in the above table are based on " $f_{xx} = 12$ MHz and $C_L = 100$ pF".

2. For a parameter with an asterisk in the SYMBOL column, refer to "tcvx Dependent Bus Timing Definition" as well.

*

*



Read/Write Operation (2/2)

Parameter		Symbol	Test Conditions	MIN.	MAX.	Unit
WAIT hold time	from ASTB↓	thstwt*	No. of external waits = 1	174		ns
WAIT↑ delay tim	ne from ASTB↓	tosтwтн*	No. of external waits = 1	* "	273	ns
WAIT↓ input tim	e from RD↓	torwtl*			22	ns
WAIT hold time	from RD↓	thewt*	No. of external waits = 1	87		ns
WAIT↑ delay tim	ne from RD↓	torwth*	No. of external waits = 1		186	ns
Data input time	from WAIT1	towno*			62	ns
WR↑ delay time	from WAIT↑	towrw*		154		ns
RD↑ delay time	from WAIT↑	towrr*		72		ns
WAIT input time (At refresh disal		towwTL*			22	ns
WAIT hold time	Refresh disabled	thwwT1*	No. of external waits = 1	87		ns
from WR↓	Refresh enabled	thwwr2*	No. of external waits = 1	5		ns
WAIT↑ delay	Refresh disabled	towwr _{H1} *	No. of external waits = 1		186	ns
time from WR↓	Refresh enabled	towwth2*	No. of external waits = 1		104	ns
REFRQ↓ delay time from RD↑		torreo*		154		ns
REFRQ↓ delay time from WR↑		towrfa*		72		ns
REFRQ low-level width		twrFQL*		120		ns
ASTB↑ delay tin	ne from REFRQ↑	torfost*		280		ns

Remarks 1. The values in the above table are based on " $f_{XX} = 12$ MHz and $C_L = 100$ pF".

2. For a parameter with an asterisk in the SYMBOL column, refer to "tovx Dependent Bus Timing Definition" as well.



SERIAL OPERATION

Parameter	Symbol		Test Conditions	MIN.	MAX.	Unit
Serial clock cycle time		Input	External clock	1.0		μs
	tcysk		Internal divided by 16	1.3		μs
		Output	Internal divided by 64	5.3		μs
Serial clock low-level width		Input	External clock	420		ns
	twskL		Internal divided by 16	556		ns
		Output	Internal divided by 64	2.5		μs
Serial clock high-level width		Input	External clock	420		ns
	twskH	Output	Internal divided by 16	556		ns
			Internal divided by 64	2.5		μs
SI, SB0 set-up time (to SCK↑)	tsssk			150		ns
SI, SB0 hold time (from SCK1)	thssk			400		ns
SO/SB0 output delay time (from SCK↓)	tosask1		eush-pull output serial I/O mode)	0	300	ns
	tds8sk2	Open-drain output (SBI mode), RL = 1 k		0	800	ns
SB0 high hold time (from SCK↑)	thsask			4		tcyx
SB0 low set-up time (to SCK↓)	tssask	- SBI mode		4		tcyx
SB0 low-level width	twssL		77.00	4		tcyx
SB0 high-level width	twsвн		,	4		tcyx

Remarks The values in the above table are based on "fxx = 12 MHz and C_L = 100 pF".



Other operations

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
NMI low-level width	twniL		10	Part & Marie Control of the Control	μs
NMI high-level width	twnih		10		μs
INTP0 to INTP5 low-level width	twitt		24		tcyx
INTP0 to INTP5 high-level width	twith		24		tcyx
RESET low-level width	twasi		10		μs
RESET high-level width	twrsh		10		μs

External Clock Timing

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
X1 input low-level width	twxL		30	130	ns
X1 input high-level width	twxн		30	130	ns
X1 input rise time	txa		0	30	ns
X1 input fall time	txr		0	30	ns
X1 input clock cycle time	tcyx		82	250	ns

A/D Converter (Ta = -40 to +85 °C, V_{DD} = +5 V ±10 %, V_{SS} = AVss = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	emercency	and the community of the control of	bit
Overall error *		4.0 V AV REF V DD Ta = -10 to +70°C			0.4	%
		3.4 V AV REF V DD Ta = -10 to +70°C			0.8	%
		4.0 V AV REF V DD			0.8	%
Quantization error	·····			The second secon	±1/2	LSB
Conversion time tconv	•	82 ns t cyx < 125 ns (The FR bit of ADM is to be "0")	360	- Maria Baliffer and 12 adv. V (Black, 12 village) and		tcyx
	CONV	125 ns t cvx 250 ns (The FR bit of ADM is to be "1")	240			tcyx
Sampling time	36.7	82 ns t cyx < 125 ns (The FR bit of ADM is to be "0")	72			tcyx
,	t samp	125 ns t cyx 250 ns (The FR bit of ADM is to be "1")	48			tcyx
Analog input voltage	VIAN		-0.3		AVREF +0.3	٧
Analog input impedance	Ran			1000		МΩ
Reference voltage	AVREF		3.4		V _{DD}	٧
AVREF current		fxx = 12 MHz		1.5	5.0	mA
	Alref	STOP mode		0.2	1.5	mA

^{*} Quantization error is not included. Represented by the ratio to full-scale value.

toxx Dependent Bus Timing Definition (1/2)

Parameter	Symbol	Expressions	MIN./MAX.	12 MHz	Unit
X1 input clock cycle time	tcyx		MIN.	82	ns
Address set-up time (to ASTB↓)	tsast	tcyx - 30	MIN.	52	ns
RD↓ delay time from address	tdar	2tcyx - 35	MIN.	129	ns
Address float time (from RD↓)	t FAR	tcyx/2 - 30	MIN.	11	ns
Data input time from address	toaid	(4 + 2n) tcvx - 100	MAX.	228 *	ns
Data input time from ASTB↓	tostio	(3 + 2n) tcvx - 65	MAX.	. 181 *	ns
Data input time from RD↓	torio	(2 + 2n) tcyx - 64	MAX.	100 *	ns
RD↓ delay time from ASTB↓	tosta	tcyx - 30	MIN.	52	ns
Address active time from RD↑	tora	2tcyx - 40	MIN.	124	ns
ASTB↑ delay time from RD↑	torst	2tcyx - 40	MIN.	124	ns
RD low-level width	twar	(2 + 2n) tcyx - 40	MIN.	124 *	ns
ASTB high-level width	twsTH	tcyx - 30	MIN.	52	ns
WR↓ delay time from address	tdaw	2tcyx - 35	MIN.	129	ns
Data output time from ASTB↓	tostop	tcyx + 60	MAX.	142	ns
WR↓ delay time from ASTB↓	tostw1	tcvx - 30 (With refreshing disabled)	MIN.	52	ns
	tostw2	2tcvx - 35 (With refreshing enabled)	MIN.	129	ns
Data set-up time (to WR↑)	tsoowr	(3 + 2n) tcyx - 100	MIN.	146 *	ns
Data set-up time (to WR↓)	tsoowf	tcvx - 60 (With refreshing enabled)	MIN.	22	ns
ASTB↑ delay time from WR↑	towst	tcyx - 40	MIN.	42	ns
WR low-level width	twwL1	(3 + 2n) t _{CYX} - 50 (With refreshing disabled)	MIN.	196 *	ns
	twwL2	(3 + 2n) t _{CYX} - 50 (With refreshing enabled)	MIN.	114 *	ns
WAIT↓ input time from address	tdawt	3tcyx - 100	MAX.	146	ns
WAIT↓ input time from ASTB↓	tostwt	2tcyx - 80	MAX.	84	ns

Remarks "n" indicates the number of waits.

* When n = 0

*

+



toxx Dependent Bus Timing Definition (2/2)

Para	Parameter		Expressions	MIN./MAX.	12 MHz	Unit
WAIT hold time	from ASTB↓	thstwt	2Xtcyx + 10	MIN.	174*	ns
WAIT↑ delay tim	ne from ASTB↓	tostwih	2(1 + X)tcyx - 55	MAX.	273*	ns
WAIT↓ input tim	ie from RD↓	TDRWTL	tcyx - 60	MAX.	22	ns
WAIT hold time	from RD↓	thrwt	(2X - 1)tcyx + 5	MIN.	87*	ns
WAIT↑ delay tim	ne from RD↓	torwth	(2X + 1)tcyx - 60	MAX.	186*	ns
Data input time	from WAIT↑	towno	tcyx - 20	MAX.	62	ns
WR↑ delay time	from WAIT↑	towtw	2tcyx - 10	MIN.	154	ns
RD↑ delay time	from WAIT↑	towrr	tcyx - 10	MIN.	72	ns
WAIT input time (At refresh disal		towwtl	tcyx - 60	MAX.	22	ns
WAIT hold time	Refresh disabled	thwwm	(2X - 1)tcyx + 5	MIN.	87*	ns
from WR↓	Refresh enabled	thwwT2	2(X - 1)tcyx + 5	MIN.	5*	ns
WAIT↑ delay	Refresh disabled	towwTH1	(2X + 1)tcyx - 60	MAX.	186*	ns
time from WR↓	Refresh enabled	towwTH2	2Xtcvx - 60	MAX.	104*	ns
REFRQ↓ delay time from RD↑		torreq	2tcvx - 10	MIN.	154	ns
REFRQ↓ delay time from WR↑		towara	tcyx - 10	MIN.	72	ns
REFRQ low-level width		twrfal	2tcyx - 44	MIN.	120	ns
ASTB↑ delay tin	ne from REFRQ↑	torfost	4tcyx - 48	MIN.	280	ns

- Remarks 1. X: The number of the external wait. (1, 2, ...)
 - 2. $t_{cyx} \approx 82 \text{ ns } (f_{xx} = 12 \text{ MHz})$
 - 3. "n" indicates the number of waits.
- * When X = 1




Data Retention Characteristics ($Ta = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode2.5	2.5		5.5	٧
Data retention current	DDDR	VDDDR = 2.5 V	2	2	20	μΑ
	TOOLK	VDDDR = 5 V ±10 %		5	50	μА
V _{DD} rise time	trvo		200			μs
Voo fall time	trvo		200			μs
VDD hold time (from	thvo		0			ms
STOP mode setting)						
STOP release signal	torel		0			ms
input time						
Oscillation stabilization		Crystal resonator	30			ms
wait time	twait	Ceramic resonator	5			ms
Low-level input voltage	VIL	Specified pin*	0		0.1 VDDDR	V
High-level input voltage	ViH	oposition pitt	0.9 VDDDR		VDDDR	V

* RESET, P20/NMI, P21/INTP0, P22/INTP1, P23/INTP2/CI, P24/INTP3, P25/INTP4/ASCK, P26/INTP5, P27/SI, P32/SCK, P33/SO/SB0 and EA pins


AC Timing Test Point






Timing Waveform

Read operation




Write operation






External WAIT Signal Input Timing

Read operation




Write operation




Refresh Timing Waveform

Refresh after read




Refresh after write




Serial Operation

3-wire serial I/O mode




SBI Mode


Bus release signal transfer




Command signal transfer



Interrupt Input Timing




Reset Input Timing






External Clock Timing




Data Retention Characteristics



6. PACKAGE INFORMATION

64 PIN PLASTIC SHRINK DIP (750 mil)




NOTE


- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
Α	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
ı	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
М	0.25+0.10	0.010+0.004
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

64 PIN PLASTIC QUIP








P64GQ-100-36

NOTE


Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
Α	41.5 + 8.3	1.634 ^{+0.012}
С	16.5	0.650
Н	0.50 ^{±0.10}	0.020+0.005
1	0.25	0.010
J	2.54 (T.P.)	0.100 (T.P.)
к	1.27 (T.P.)	0.050 (T.P.)
М	1.1 +0.25	0.043 ± 0.001
N	0.25 - 8.09	0.010-0.004
Р	4.0 ^{±0.3}	0.157 ^{±0.013}
S	3.6 ^{±0.1}	0.142 ^{+8.885}
w	24.13 ^{±1.05}	0.950 ^{±0.042}
Х	19.05 ^{±1.05}	0.750 ^{±0.042}

64 PIN PLASTIC QFP (□14)



detail of lead end






NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P64GC-80-AB8-3

ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
В	14.0±0.2	0.551+0.009
С	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
н	0.35±0.10	0.014+0.004
_	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031+0.009
М	0.15+0.10	0.006 ^{+0.004}
N	0.10	0.004
Р	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

74 PIN PLASTIC QFP (□20)




NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.

		S74GJ-100-5BJ-2
ITEM	MILLIMETERS	INCHES
А	23.2±0.4	0.913+0.017
В	20.0±0.2	0.787+0.009
С	20.0±0.2	0.787+0.009
D	23.2±0.4	0.913+0.017
F۱	2.0	0.079
F2	1.0	0.039
G1	2.0	0.079
G₂	1.0	0.039
Ι	0.40±0.10	0.016+0.004
1	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
К	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031+0.009
М	0.15 ^{+0.10}	0.006+0.004
Ν	0.12	0.005
Р	3.7	0.146
a	0.1±0.1	0.004±0.004
S	4.0 MAX.	0.158 MAX.



68 PIN PLASTIC QFJ (□950 mil)




NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

•		P68L-50A1-2
ITEM	MILLIMETERS	INCHES
Α	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
Е	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
ı	0.9 MIN.	0.035 MIN.
j	3.4	0.134
К	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0.004
Ν	0.12	0.005
Р	23.12±0.20	0.910+0.009
a	0.15	0.006
Т	R 0.8	R 0.031
U	0.20+0.10	0.008+0.004

μ PD78212GC- $\times\times$ -AB8,78214GC- $\times\times$ -AB8

64 PIN CERAMIC QFP (14 \times 14) (FOR ES)





Σ		X64B-80A-1
ITEM	MILLIMETERS	INCHES
Α	22.0±0.4	0.866±0.016
В	14.0	0.551
С	14.0	0.551
D	22.0±0.4	0.866±0.016
F	1.0	0.039
G	1.0	0.039
Н	0.32	0.013
J	0.8 (T.P.)	0.031 (T.P.)
K	4.0±0.15	0.157+0.007
М	0.25	0.01
Q	3.0 MAX.	0.119 MAX.
Т	0.55	0.022
υ	1.0	0.039
V	1.2	0.047

7. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below. For details of recommended soldering conditions, refer to the information document "Surface Mount Technology Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 7-1 Surface Mounting Type Soldering Conditions

(1) μ PD78212GC-×××-AB8 : 64-pin plastic QFP (14 × 14 mm) μ PD78213GC-AB8 : 64-pin plastic QFP (14 × 14 mm) μ PD78214GC-×××-AB8 : 64-pin plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Duration: 30 sec. max. (at 210°C or above) Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C)	IR30-162-1
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above) Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C)	VP15-162-1
Wave Soldering	Solder bath temperature: 260°C max., Duration: 10 sec. max. Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C) Preliminary heating temperature: 120°C max. (package surface temperature)	WS60-162-1
Pin part heating	Pin part temperature: 300°C max., Duration: 3 sec. max. (per lead side)	

(2) μ PD78212GJ- $\times\times$ -5BJ : 74-pin plastic QFP (20 \times 20 mm) μ PD78213GJ-5BJ : 74-pin plastic QFP (20 \times 20 mm) μ PD78214GJ- $\times\times$ -5BJ : 74-pin plastic QFP (20 \times 20 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Duration: 30 sec. max. (at 210°C or above) Number of times: Once	IR30-00-1
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above) Number of times: Once	VP15-00-1
Pin part heating	Pin part temperature: 300°C max. Duration: 3 sec. max. (per lead side)	

(3) μ PD78213L : 68-pin plastic QFJ (\square 950 mil) μ PD78214L- $\times\times$: 68-pin plastic QFJ (\square 950 mil)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above) Number of times: Once Time limit: 2 days* (thereafter 16 hours prebaking required at 125°C)	VP15-162-1
Pin part heating	Pin part temperature: 300°C max. Duration: 3 sec. max. (per lead side)	

^{*} For the storage period after dry-pack decapsulation, storage conditions are max. 25°C, 65% RH.

Note Use of more than one soldering method should be avoided (except in the case of pin part heating).

Table 7-2 Insert Type Soldering Conditions

 μ PD78212CW-xxx, 78213CW, 78214CW-xxx : 64-pin plastic shrink DIP μ PD78213GQ-36, 78214GQ-xxx-36 : 64-pin plastic QUIP

Recommended Condition Symbol	Soldering Conditions
Wave soldering (lead part only)	Solder bath temperature: 260°C max., Duration: 10 sec. max.
Pin part heating	Pin part temperature: 260°C max., Duration: 10 sec. max.

Note Ensure that the application of wave soldering is limited to the lead part and no solder touches the main unit directly.

	_	
N	OTICE	

A version of this product with improved recommended soldering conditions is available. For details (improvements such as infrared reflow peak temperature extension (235°C), number of times: twice, relaxation of time limit, etc.) contact NEC sales personnel.



APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using μ PD78212, 78213 and 78214.

Language Processing Software

RA78K/II*1, 2, 3	78K/II series common assembler package
CC78K/II*1, 2, 3	78K/II series common C compiler package
CC78K/II-L*1, 2, 3	78K/II series common C compiler library source file

PROM Programming Tools

PG-1500	PROM programmer
PA-78P214CW	
PA-78P214GC	
PA-78P214GJ	Programmer adapters connected to PG-1500
PA-78P214GQ	
PA-78P214L	
PG-1500 controller*1, 2	PG-1500 control program

Debugging Tools

IE-78240-R-A IE-78240-R*4 IE-78210-R*4	μPD78214 subseries common in-circuit emulators
IE-78200-R-BK	78K/II common break board
IE-78210-R-EM*4 IE-78240-R-EM IE-78200-R-EM*4	μ PD78214 subseries evaluation emulation boards
EP-78210CW*4 EP-78240CW-R EP-78210GC*4 EP-78240GC-R EP-78210GJ*4 EP-78240GJ-R EP-78210GQ*4 EP-78240GQ-R EP-78210L*4 EP-78240LP-R	μPD78214 subseries common emulation probes
EV-9200G-74 EV-9200GC-64	Sockets mounted onto user system board for 74-pin plastic QFP and 64-pin plastic QFP
SD78K/II*1, 2	IE-78240-R-A screen debugger
DF78210*1, 2	μPD78214 subseries device file

Fuzzy Inference Development Support System

FE9000*1, FE9200*5	Fuzzy knowledge data creation tool
FT9080*1, FT9085*2	Translator
FI178K/II*1,2	Fuzzy inference module
FD78K/II*1,2	Fuzzy inference debugger

- * 1. PC-9800 series (MS-DOS™) based.
 - 2. IBM PC/ATTM (PC DOSTM) based.
 - 3. HP9000 series 300™ (HP-UX™) based, SPARCstation™ (Sun OS™) based and EWS-4800 series™ (EWS-UX/V™) based.
 - 4. No longer manufactured and not available for purchase.
 - 5. IBM PC/AT (PC DOS + Windows™) based.



APPENDIX B. RELATED DOCUMENTS

Device Related Document

Document Name μPD78214 Series User's Manual Hardware Volume 78K/II Series User's Manual Instruction Volume		Document No. (Japanese)	Document No. (English)
		IEM-5119 IEU-754	IEU-1236 IEU-1311
Application	IEA-700	IEA-1282	
Floating-Point Operation Program	IEA-686	IEA-1273	
78K/II Series Selection Guide		IF-304	IF-1160
78K/II Series Instructions		IEM-5101	
78K/II Series Instruction Set		IEM-5102	_
μPD78214 Series Mode Register Application Table		IEM-5100	

Development Tool Related Documents (User's Manual)

Document Name		Document No. (Japanese)	Document No. (English)
RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
	Language	EEU-655	EEU-1284
CC78K Series Library Source File		EEU-777	
PG-1500 PROM Programmer		EEU-651	EEU-1335
PG-1500 Controller		EEU-704	EEU-1291
IE-78240-R-A In-Circuit Emulator		EEU-796	EEU-1395
IE-78240-R In-Circuit Emulator	Hardware	EEU-705	EEU-1322
	Software	EEU-706	EEU-1331
IE-78210-R	Hardware	EEP-640	EEP-1027
	Software	EEM-685	EEM-1024
IE-78210-R System Software	PC-9800 Series Based	EEM-677	EEU-1260
	IBM PC Series Based	EEM-753	EEM-1027
SD78K/II Screen Debugger MS-DOS Based	Basic	EEU-841	
	Reference	EEU-813	
SD78K/II Screen Debugger PC DOS Based	Basic	-	
	Reference	EEU-956	EEU-1447
78K/II Series Development Tools Selection Guide	, I, and the second	EF-231	

Note The contents of the above related document are subject to change without notice. The latest document should be used for design, etc.



Built-In Software Related Documents (User's Manual)

Document Name		Document No. (Japanese)	Document No. (English) EEU-1438
Fuzzy Knowledge Data Creation Tools	EEU-829		
78K/0, 78K/II, 87AD Series Fuzzy Inference Development Support System	Translator	EEU-862	EEU-1444
78K/II Series Fuzzy Inference Development Support System	Fuzzy Inference Module	EEU-860	EEU-1440
78K/II Series Fuzzy Inference Debugger		EEU-917	EEU-1459

Other Related Documents

Document Name	Document No. (Japanese)	Document No. (English)
FQTOP Microcomputer Brochure	IB-5040	_
Package Manual	IEI-635	IEI-1213
Surface Mount Technology Manual	IEI-616	IEI-1207
Quality Grades on Semiconductor Devices	IEI-620	IEI-1209
NEC Semiconductor Device Reliability & Quality Manual	IEM-5068	_
Electrostatic Discharge (ESD) Test	MEM-539	_
Semiconductor Devices Quality Control Guarantee Guide	MEI-603	MEI-1202
Microcomputer Related Products Guide Other Manufacturers Volume	MEI-604	_

Note The contents of the above related document are subject to change without notice. The latest document should be used for design, etc.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment,

Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special : Automotive and Transportation equipment, Traffic control systems, Antidisaster systems,

Anticrime systems, etc.

M4 92.6

EWS-4800 Series and EWS-UX/V are trademarks of NEC Corporation.

MS-DOS and Windows are trademarks of MicroSoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

SPARCstation is a trademark of SPARC International, Inc.

Sun OS is a trademark of Micro Systems Corporation.

HP9000 Series 300, HP-UX is a trademark of Hewlett-Packard Company.