

CMOS 8-BIT MICROCONTROLLER


**TMP87C800N, TMP87CH00N
TMP87C800F, TMP87CH00F
TMP87C800DF, TMP87CH00DF
TMP87CH00LF**

The 87C800/H00 are the high speed and high performance 8-bit single chip microcomputers. This MCU contains CPU core, ROM, RAM, input/output ports, six multi-function timer/counters, two serial interfaces, and two clock generators on a chip. The 87C800/H00 are standard type devices in the TLCS-870 Series, and provide high current output capability for LED direct drive.

PART No.	ROM	RAM	PACKAGE	OTP MCU	OPERATION VOLTAGE RANGE
TMP87C800N	8K x 8-bit	256 x 8-bit	SDIP64-P-750-1.78	TMP87PH00N	2.7V to 6.0V/32kHz, 4.2MHz 4.5V to 6.0V/32kHz, 8MHz
TMP87C800F			QFP64-P-1420-1.00A	TMP87PH00F	
TMP87C800DF			QFP64-P-1414-0.80A	TMP87PH00DF	
TMP87CH00N	16K x 8-bit	256 x 8-bit	SDIP64-P-750-1.78	TMP87PH00N	1.8V to 5.5V/32kHz, 4.2MHz 4.5V to 5.5V/32kHz, 8MHz
TMP87CH00F			QFP64-P-1420-1.00A	TMP87PH00F	
TMP87CH00DF			QFP64-P-1414-0.80A	TMP87PH00DF	
TMP87CH00LF				TMP87PH00LF	

FEATURES


- ◆ 8-bit single chip microcomputer TLCS-870 Series
- ◆ Instruction execution time : 0.5 μ s (at 8MHz), 122 μ s (at 32.768kHz)
- ◆ 412 basic instructions
 - Multiplication and Division (8 bits x 8 bits, 16 bits ÷ 8 bits)
 - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)
 - 16-bit data operations
 - 1-byte jump/subroutine-call (Short relative jump / Vector call)
- ◆ 15 interrupt sources (External : 6, Internal : 9)
 - All sources have independent latches each, and nested interrupt control is available.
 - 4 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- ◆ 8 Input/Output ports (58 pins)
 - High current output : 8 pins (typ. 20 mA)
- ◆ Two 16-bit Timer/Counters
 - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes
- ◆ Two 8-bit Timer/Counters
 - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- ◆ Time Base Timer (Interrupt frequency : 1 Hz to 16 kHz)
- ◆ Divider output function (frequency : 1 kHz to 8 kHz)
- ◆ Watchdog Timer
 - Interrupt source/reset output (programmable)
- ◆ Two 8-bit Serial Interfaces
 - With 8 bytes transmit/receive data buffer
 - Internal/external serial clock, and 4/8-bit mode
- ◆ Dual clock operation
 - Single/Dual-clock mode (option)
- ◆ Five Power saving operating modes
 - STOP mode : Oscillation stops. Battery/Capacitor back-up, port output hold/high-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
 - IDLE1 mode : CPU Stops, and Peripherals operate on high-frequency clock. Release by interrupts.




- IDLE2 mode : CPU Stops, and Peripherals operate on high and low frequency clock. Release by interrupts.
- SLEEP mode : CPU Stops, and Peripherals operate on low-frequency clock. Release by interrupts.
- ◆ Wide operating voltage : 2.7 to 6V at 4.19 MHz / 32.768 kHz, 4.5 to 6V at 8 MHz / 32.768 kHz
- ◆ Emulation Pod : BM87CH00N0B

PIN ASSIGNMENTS (TOP VIEW)

SDIP64-P-750-1.78




QFP64-P-1420-1.00A




PIN ASSIGNMENTS (TOP VIEW)

QFP64-P-1414-0.80A



BLOCK DIAGRAM



PIN FUNCTION

PIN NAME	Input / Output	FUNCTION	
P07 ~ P00	I/O		
P17, P16	I/O	8-bit programmable input/output ports (tri-state).	
P15 (TC2)	I/O (Input)	Each bit of the port can be individually configured as an input or an output under software control.	Timer/Counter 2 input
P14 (PPG)	I/O (Output)	During reset, all bits are configured as input.	Programmable pulse generator output
P13 (DVO)			Divider output
P12 (INT2 / TC1)		When used as a divider output or a PPG output, the latch must be set to "1".	External interrupt input 2 or Timer/Counter 1 input
P11 (INT1)	I/O (Input)		External interrupt input 1
P10 (INT0)			External interrupt input 0
P22 (XTOUT)	I/O (Output)	3-bit input/output port with the latch.	Resonator connecting pins (32.768kHz). For inputting external clock, XTIN is used and XTOUT is opened.
P21 (XTIN)	I/O (Input)	When used as an input port, the latch must be set to "1".	External interrupt input 5 or STOP mode release signal input
P37 ~ P30	I/O	8-bit input/output port (high current output) with the latch. When used as an input port, the latch must be set to "1".	
P47 (SO2)	I/O (Output)	8-bit input/output port with the latch.	SIO2 serial data output
P46 (SI2)	I/O (Input)		SIO2 serial data input
P45 (SCK2)	I/O (I/O)	When used as an input port or a SIO input/output, the latch must be set to "1".	SIO2 serial clock input/output
P44 ~ P40	I/O		
P56 (SO1)	I/O (Output)		SIO1 serial data output
P55 (SI1)	I/O (Input)		SIO1 serial data input
P54 (SCK1)	I/O (I/O)	7-bit input/output port with the latch.	SIO1 serial clock input/output
P53	I/O		
P52 (PWM/PDO)	I/O (Output)	When used as an input port, a SIO input/output, an external interrupt input, or a PWM/PDO output, the latch must be set to "1".	8-bit PWM output or 8-bit programmable divider output
P51 (INT4/TC4)	I/O (Input)		External interrupt input 4 or Timer/Counter 4 input
P50 (INT3/TC3)			External interrupt input 3 or Timer/Counter 3 input
P67 ~ P60		8-bit programmable input/output ports (tri-state).	
P77 ~ P70	I/O	Each bit of the port can be individually configured as an input or an output under software control. During reset, all bits are configured as input.	
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.	
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output/system-clock-reset output.	
TEST	Input	Test pin for out-going test. Be fixed to low level.	
VDD, VSS	Power Supply	+ 5V, 0V (GND)	

OPERATIONAL DESCRIPTION

1. CPU CORE FUNCTIONS

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87C800/H00. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR / DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Map




Figure 1-2. ROM Address Maps

1.2 Program Memory (ROM)

The 87C800 has an $8K \times 8$ -bit (addresses $E000_H$ - $FFFF_H$) of program memory (mask programmed ROM), and the 87CH00 has a $16K \times 8$ -bit (addresses $C000_H$ - $FFFF_H$) of program memory.

Addresses $FF00_H$ - $FFFF_H$ in the program memory can also be used for special purposes.

(1) Interrupt / Reset vector table (addresses $FFE0_H$ - $FFFF_H$)

This table consists of a reset vector and 15 interrupt vectors (2 bytes/vector). These vectors store a reset start address and 15 interrupt service routine entry addresses.

(2) Vector table for vector call instructions (addresses $FFC0_H$ - $FFDF_H$)

This table stores call vectors (subroutine entry address, 2 bytes/vector) for the vector call instructions [CALLV n]. There are 16 vectors. The CALLV instruction increases memory efficiency when utilized for frequently used subroutine calls (called from 3 or more locations).

(3) Entry area (addresses $FF00_H$ - $FFFF_H$) for page call instructions

This is the subroutine entry address area for the page call instructions [CALLP n]. Addresses $FF00_H$ - $FFBF_H$ are normally used because address $FFC0_H$ - $FFFF_H$ are used for the vector tables.

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the current contents of the program counter (PC). There are relative jump and absolute jump instructions. The concepts of page or bank boundaries are not used in the program memory concerning any jump instruction.

Example: The relationship between the jump instructions and the PC.

① 5-bit PC-relative jump [JRS cc, \$ + 2 + d]

E8C4H: JRS T, \$ + 2 + 08H

When JF = 1, the jump is made to E8CE_H, which is 08_H added to the contents of the PC. (The PC contains the address of the instruction being executed + 2; therefore, in this case, the PC contents are E8C4_H + 2 = E8C6_H.)

② 8-bit PC-relative jump [JR cc, \$ + 2 + d]

E8C4H : JR Z, \$ + 2 + 80H

When ZF = 1, the jump is made to E846_H, which is FF80_H (-128) added to the current contents of the PC.

③ 16-bit absolute jump [JP a]

E8C4H : JP 0C235H

An unconditional jump is made to address C235_H. The absolute jump instruction can jump anywhere within the entire 64K-byte space.




Figure 1-3. Program Memory Map

In the TLCS-870 Series, the same instruction used to access the data memory (e.g. [LD A, (HL)]) is also used to read out fixed data (ROM data) stored in the program memory. The register-offset PC-relative addressing (PC + A) instructions can also be used, and the code conversion, table look-up and n-way multiple jump processing can easily be programmed.

Example 1 : Loads the ROM contents at the address specified by the HL register pair contents into the accumulator (HL \geq C000_H for 87CH00):

```
LD      A, (HL) ; A←ROM (HL)
```

Example 2 : Converts BCD to 7-segment code (common anode LED). When A = 05_H, 92_H is output to port P3 after executing the following program:

```
ADD    A, TABLE - $ - 4 ; P3←ROM (TABLE + A)
```

```
LD     (P3), (PC + A)
```



```
JRS    T, SNEXT
```

```
TABLE : DB    0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H, 0D8H, 80H, 98H
```

```
SNEXT :
```

Notes : "\$" is a header address of ADD instruction.

DB is a byte data definition instruction.



Example 3 : N-way multiple jump in accordance with the contents of accumulator ($0 \leq A \leq 3$):

```
SHLC    A ; if A = 00H then PC←C234H
```

```
JP     (PC + A) ; if A = 01H then PC←C378H
```

```
if A = 02H then PC←DA37H
```

```
if A = 03H then PC←E1B0H
```

```
DW     0C234H, 0C378H, 0DA37H, 0E1B0H
```

Note : DW is a word data definition instruction.

1.3 Program Counter (PC)

The program counter (PC) is a 16-bit register which indicates the program memory address where the instruction to be executed next is stored. After reset, the user defined reset vector stored in the vector table (addresses FFFF_H and FFFE_H) is loaded into the PC; therefore, program execution is possible from any desired address. For example, when C0_H and 3E_H are stored at addresses FFFF_H and FFFE_H, respectively, the execution starts from address C03EH after reset.

The TLCS-870 Series utilizes pipelined processing (instruction pre-fetch); therefore, the PC always indicates 2 addresses in advance. For example, while a 1-byte instruction stored at address C123H is being executed, the PC contains C125H.




Figure 1-4. Program Counter

1.4 Data Memory (RAM)

The 87C800/H00 each have 256 \times 8-bits (addresses 0040_H-013FH) of data memory (static RAM). Figure 1-5 shows the data memory map.

Addresses 0000_H-00FF_H are used as a direct addressing area to enhance instructions which utilize this addressing mode; therefore, addresses 0040_H-00FF_H in the data memory can also be used for user flags or user counters. General-purpose register banks (8 registers \times 16 banks) are also assigned to the 128 bytes of addresses 0040_H-00BF_H. Access as data memory is still possible even when being used for registers. For example, when the contents of the data memory at address 0040_H is read out, the contents of the accumulator in the bank 0 are also read out. The stack can be located anywhere within the data memory except the register bank area. The stack depth is limited only by the free data memory size. For more details on the stack, see section "1.7 Stack and Stack Pointer".

The 87C800/H00 cannot execute programs placed in the data memory. When the program counter indicates a data memory address, a bus error occurs and an address-trap-reset applies. The RESET pin goes low during the address-trap-reset.

Example 1 : If bit 2 at data memory address $00C0H$ is "1", $00H$ is written to data memory at address $00E3H$; otherwise, FFH is written to the data memory at address $00E3H$:

```

TEST      (00C0H).2          ; if (00C0H)2 = 0 then jump
JRS       T,SZERO
CLR       (00E3H)           ; (00E3H) ← 00H
JRS       T,SNEXT
SZERO :   LD     (00E3H), 0FFH    ; (00E3H) ← FFH
SNEXT :

```

Example 2 : Increments the contents of data memory at address $00F5H$, and clears to $00H$ when $10H$ is exceeded:

```

INC      (00F5H)           ; (00F5H) ← (00F5H) + 1
AND      (00F5H), 0FH        ; (00F5H) ← (00F5H) ∧ 0FH

```

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine.

Note : The general-purpose registers are mapped in the RAM ; therefore, do not clear RAM at the current bank addresses.

Example : Clears RAM to "00H" except the bank 0:

```

LD      HL, 0048H          ; Sets start address to HL register pair
LD      WA, 0F700H          ; Sets initial data (00H) to A register
                           ; Sets number of byte to W register pair
SRAMCLR : LD    (HL +), A
DEC    W
JRS    F, SRAMCLR

```

Address	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0040H	Register bank 0										Register bank 1					
0050	Register bank 2										Register bank 3					
0060	Register bank 4										Register bank 5					
0070	Register bank 6										Register bank 7					
0080	Register bank 8										Register bank 9					
0090	Register bank 10										Register bank 11					
00A0	Register bank 12										Register bank 13					
00B0	Register bank 14										Register bank 15					
00C0																
00D0																
00E0																
00F0																
0100																
0110																
0120																
0130																

Direct addressing area

Figure 1-5. Data Memory Map

1.5 General-purpose Register Banks

General-purpose registers are mapped into addresses $0040_{\text{H}}\sim00BF_{\text{H}}$ in the data memory as shown in Figure 1-5. There are 16 register banks, and each bank contains eight 8-bit registers W, A, B, C, D, E, H, and L. Figure 1-6 shows the general-purpose register bank configuration.




Figure 1-6. General-purpose Register Banks

In addition to access in 8-bit units, the registers can also be accessed in 16-bit units as the register pairs WA, BC, DE, and HL. Besides its function as a general-purpose register, the register also has the following functions:

(1) A, WA

The A register functions as an 8-bit accumulator and WA the register pair functions as a 16-bit accumulator (W is high byte and A is low byte). Registers other than A can also be used as accumulators for 8-bit operations.

- Examples :
- ① ADD A, B ; Adds B contents to A contents and stores the result into A.
 - ② SUB WA, 1234H ; Subtracts 1234_{H} from WA contents and stores the result into WA.
 - ③ SUB E, A ; Subtracts A contents from E contents, and stores the result into E.

(2) HL, DE

The HL and DE specify a memory address. The HL register pair functions as data pointer (HL) / index register ($HL + d$) / base register ($HL + C$), and the DE register pair function as a data pointer (DE). The HL also has an auto-post-increment and auto-pre-decrement functions. This function simplifies multiple digit data processing, software LIFO (last-in first-out) processing, etc.

- Example 1 :
- ① LD A, (HL) ; Loads the memory contents at the address specified by HL into A.
 - ② LD A, (HL + 52H) ; Loads the memory contents at the address specified by the value obtained by adding 52_{H} to HL contents into A.
 - ③ LD A, (HL + C) ; Loads the memory contents at the address specified by the value obtained by adding the register C contents to HL contents into A.
 - ④ LD A, (HL +) ; Loads the memory contents at the address specified by HL into A. Then increments HL.
 - ⑤ LD A, (-HL) ; Decrements HL. Then loads the memory contents at the address specified by new HL into A.

The TLCS-870 Series can transfer data directly memory to memory, and operate directly between memory data and memory data. This facilitates the programming of block processing.

Example 2 : Block transfer

LD	B, n - 1	; Sets (number of bytes to transfer) – 1 to B
LD	HL, DSTA	; Sets destination address to HL
LD	DE, SRCA	; Sets source address to DE
SLOOP :	LD (HL), (DE)	; (HL) ← (DE)
INC	HL	; HL ← HL + 1
INC	DE	; DE ← DE + 1
DEC	B	; B ← B – 1
JRS	F, SLOOP	; if B ≥ 0 then loop

(3) B, C, BC

Registers B and C can be used as 8-bit buffers or counters, and the BC register pair can be used as a 16-bit buffer or counter. The C register functions as an offset register for register-offset index addressing (refer to example 1 ③ above) and as a divisor register for the division instruction [DIV gg, C].

Example 1 : Repeat processing

LD	B, n	; Sets n as the number of repetitions to B
SREPEAT :	processing	(n + 1 times processing)
DEC	B	
JRS	F, SREPEAT	

Example 2 : Unsigned integer division (16-bit ÷ 8-bit)

DIV	WA, C	; Divides the WA contents by the C contents, places the quotient in A and the remainder in W.
-----	-------	---

The general-purpose register banks are selected by the 4-bit register bank selector (RBS). During reset, the RBS is initialized to "0". The bank selected by the RBS is called the current bank.

Together with the flag, the RBS is assigned to address 003FH in the SFR as the program status word (PSW). There are 3 instructions [LD RBS, n], [PUSH PSW] and [POP PSW] to access the PSW. The PSW can be also operated by the memory access instruction.

Example 1 : Incrementing the RBS

INC	(003FH)	; RBS ← RBS + 1
-----	---------	-----------------

Example 2 : Reading the RBS

LD	A, (003FH)	; A ← PSW (A ₃₋₀ ← RBS, A ₇₋₄ ← Flags)
----	------------	--

Highly efficient programming and high-speed task switching are possible by using bank changeover to save registers during interrupt and to transfer parameters during subroutine processing.

During interrupt, the PSW is automatically saved onto the stack. The bank used before the interrupt was accepted is restored automatically by executing an interrupt return instruction [RETI]/[RETN] ; therefore, there is no need for the RBS save/restore software processing.

The TLCS-870 Series supports a maximum of 15 interrupt sources. One bank is assigned to the main program, and one bank can be assigned to each source. Also, to increase the efficiency of data memory usage, assign the same bank to interrupt sources which are not nested.

Example: Saving /restoring registers during interrupt task using bank changeover.

PINT1 :	LD RBS, n	; RBS ← n (Bank changeover)
	interrupt processing	
	RETI	; Maskable interrupt return (Bank restoring)

1.6 Program Status Word (PSW)

The program status word (PSW) consists of a register bank selector (RBS) and four flags, and the PSW is assigned to address $003F_H$ in the SFR.

The RBS can be read and written using the memory access instruction (e. g. [LD A, (003FH)], [LD (003FH), A]), however the flags can only be read. When writing to the PSW, the change specified by the instruction is made without writing data to the flags. For example, when the instruction [LD (003FH), 05H] is executed, "5" is written to the RBS and the JF is set to "1", but the other flags are not affected.

[PUSH PSW] and [POP PSW] are PSW access instructions.

1.6.1 Register Bank Selector (RBS)

The register bank selector (RBS) is a 4-bit register used to select general-purpose register banks. For example, when RBS = 2, bank 2 is currently selected. During reset, the RBS is initialized to "0".




Figure 1-7. PSW (Flags, RBS) Configuration

1.6.2 Flags

The flags are configured with the upper 4 bits : a zero flag, a carry flag, a half carry flag and a jump status flag. The flags are set or cleared under conditions specified by the instruction. These flags except the half carry flag are used as jump condition "cc" for conditional jump instructions [JR cc, \$ + 2 + d]/[JRS cc, \$ + 2 + d]. After reset, the jump status flag is initialized to "1", other flags are not affected.

(1) Zero flag (ZF)

The ZF is set to "1" if the operation result or the transfer data is 00_H (for 8-bit operations and data transfers)/ 0000_H (for 16-bit operations); otherwise the ZF is cleared to "0".

During the bit manipulation instructions [SET, CLR, and CPL], the ZF is set to "1" if the contents of the specified bit is "0"; otherwise the ZF is cleared to "0".

This flag is set to "1" when the upper 8 bits of the product are 00_H during the multiplication instruction [MUL], and when 00_H for the remainder during the division instruction [DIV]; otherwise it is cleared to "0".

(2) Carry flag (CF)

The CF is set to "1" when a carry out of the MSB (most significant bit) of the result occurred during addition or when a borrow into the MSB of the result occurred during subtraction; otherwise the CF is cleared to "0". During division, this flag is set to "1" when the divisor is 00_H (divided by zero error), or when the quotient is 100_H or higher (Quotient-overflow error); otherwise it is cleared. The CF is also affected during the shift/rotate instructions [SHLC, SHRC, ROLC, and RORC]. The data shifted out from a register is set to the CF.

This flag is also a 1-bit register (a boolean accumulator) for the bit manipulation instructions.

Set/clear/complement are possible with the CF manipulation instructions.

Example1 : Bit manipulation

```

LD      CF, (0007H).5      ; (0001H)2 ← (0007H)5 ∨ (009AH)0
XOR    CF, (009AH).0
LD      (0001H).2, CF

```

Example2 : Arithmetic right shift

```

LD      CF, A.7           ; A ← A/2
RORC   A

```

(3) Half carry flag (HF)

The HF is set to "1" when a carry occurred between bits 3 and 4 of the operation result during an 8-bit addition, or when a borrow occurred from bit 4 into bit 3 of the result during an 8-bit subtraction; otherwise the HF is cleared to "0". This flag is useful in the decimal adjustment for BCD operations (adjustments using the [DAA r], or [DAS r] instructions).

Example : BCD operation

(The A becomes 47_H after executing the following program when $A = 19_H$, $B = 28_H$)

ADD	A, B	; $A \leftarrow 41_H$, HF $\leftarrow 1$, CF = 0
DAA	A	; $A \leftarrow 41_H + 06_H = 47_H$ (decimal-adjust)

(4) Jump status flag (JF)

Zero or carry information is set to the JF after operation (e. g. INC, ADD, CMP, TEST).

The JF provides the jump condition for conditional jump instructions [JRS T/F, \$ + 2 + d], [JR T/F, \$ + 2 + d] (T or F is a condition code). Jump is performed if the JF is "1" for a true condition (T), or the JF is "0" for a false condition (F).

The JF is set to "1" after executing the load/exchange/swap/nibble rotate/jump instruction, so that [JRS T, \$ + 2 + d] and [JR T, \$ + 2 + d] can be regarded as an unconditional jump instruction.

Example : Jump status flag and conditional jump instruction

INC	A	
JRS	T, SLABLE1	; Jump when a carry is caused by the immediately preceding operation instruction.
:		
LD	A, (HL)	
JRS	T, SLABLE2	; JF is set to "1" by the immediately preceding instruction, making it an unconditional jump instruction.
:		

Example : The accumulator and flags become as shown below after executing the following instructions when the WA register pair, the HL register pair, the data memory at address $00C5_H$, the carry flag and the half carry flag contents being " $219AH$ ", " $00C5_H$ ", " $D7_H$ ", "1" and "0", respectively.

Instruction	Acc. after execution	Flag after execution			
		JF	ZF	CF	HF
ADDC A, (HL)	72	1	0	1	1
SUBB A, (HL)	C2	1	0	1	0
CMP A, (HL)	9A	0	0	1	0
AND A, (HL)	92	0	0	1	0
LD A, (HL)	D7	1	0	1	0
ADD A, 66H	00	1	1	1	1

Instruction	Acc. after execution	Flag after execution			
		JF	ZF	CF	HF
INC A	9B	0	0	1	0
ROLCL A	35	1	0	1	0
RORCL A	CD	0	0	0	0
ADD WA, 0F508H	16A2	1	0	1	0
MUL W, A	13DA	0	0	1	0
SET A.5	BA	1	1	1	0

1.7 Stack and Stack Pointer

1.7.1 Stack

The stack provides the area in which the return address or status, etc. are saved before a jump is performed to the processing routine during the execution of a subroutine call instruction or the acceptance of an interrupt. On a subroutine call instruction [CALL a] / [CALLP n] / [CALLV n], the contents of the PC (the return address) is saved; on an interrupt acceptance, the contents of the PC and the PSW are saved (the PSW is pushed first, followed by PC_H and PC_L). Therefore, a subroutine call occupies two bytes on the stack; an interrupt occupies three bytes.

When returning from the processing routine, executing a subroutine return instruction [RET] restores the contents to the PC from the stack; executing an interrupt return instruction [RETI] / [RETN] restores the contents to the PC and the PSW (the PC_L is popped first, followed by PC_H and PSW).

The stack can be located anywhere within the data memory space except the register bank area, therefore the stack depth is limited only by the free data memory size.

1.7.2 Stack Pointer (SP)

The stack pointer (SP) is a 16-bit register containing the address of the next free locations on the stack.

The SP is post-decremented when a subroutine call or a push instruction is executed, or when an interrupt is accepted; and the SP is pre-incremented when a return or a pop instruction is executed. Figure 1-9 shows the stacking order.

The SP is not initialized hardware-wise but requires initialization by an initialize routine (sets the highest stack address). [LD SP, mn], [LD SP, gg] and [LD gg, SP] are the SP access instructions (mn ; 16-bit immediate data, gg ; register pair).

Example 1 : To initialize the SP

LD SP, 013FH ; SP←013FH

Example 2 : To read the SP

LD HL, SP ; HL←SP




Figure 1-8. Stack Pointer




Figure 1-9. Stack

1.8 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.




Figure 1-10. System Clock Controller

1.8.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: one for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the system clock controller to low-power operation based on the low-frequency clock.

The high-frequency (f_c) and low-frequency (f_s) clocks can be easily obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN/XTIN pin with the XOUT/XTOUT pin not connected. The 87C800/H00 are not provided an RC oscillation.




Figure 1-11. Examples of Resonator Connection

Note : Accurate Adjustment of the Oscillation Frequency:

Although no hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by providing a program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

Example: To output the high-frequency oscillation frequency adjusting monitor pulse to P13 (DVO) pin.

```
SFCCHK: LD (P1CR), 00001000B ; Configures port P13 as an output
        SET (P1).3           ; P13 output latch ← 1
        LD (TBTCR), 11100000B ; Enables divider output
        JRS T,$              ; Loops endless
```



1.8.2 Timing Generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions :

- ① Generation of main system clock
- ② Generation of divider output (DVO) pulses
- ③ Generation of source clocks for time base timer
- ④ Generation of source clocks for watchdog timer
- ⑤ Generation of internal source clocks for timer/counters TC1 – TC4
- ⑥ Generation of internal clocks for serial interfaces SIO1 and SIO2
- ⑦ Generation of warm-up clocks for releasing STOP mode
- ⑧ Generation of a clock for releasing reset output

(1) Configuration of Timing Generator

The timing generator consists of a 21-stage divider with a divided-by-4 prescaler, a main system clock generator, and machine cycle counters. An input clock to the 7th stage of the divider depends on the operating mode and DV7CK (bit 4 in TBTCR) shown in Figure 1-12 as follows.

During reset and upon releasing STOP mode, the divider is cleared to "0", however, the prescaler is not cleared.

① In the single-clock mode

A divided-by-256 of high-frequency clock ($fc/28$) is input to the 7th stage of the divider.

② In the dual-clock mode

During NORMAL2 or IDLE2 mode ($SYSCK = 0$), an input clock to the 7th stage of the divider can be selected either " $fc/28$ " or " fs " with $DV7CK$.

During SLOW or SLEEP mode ($SYSCK = 1$), fs is automatically input to the 7th stage. To input clock to the 1st stage is stopped ; output from the 1st to 6th stages is also stopped.




Figure 1-12. Configuration of Timing Generator

TBTCR (0036H)	7	6	5	4	3	2	1	0	(Initial value: 0**0 0***)	
	(DVOEN)	(DVOCK)	DV7CK	(TBREN)		(TBTCR)				
	DV7CK	Selection of input clock to the 7th stage of the divider		0 : fc/28 [Hz]		1 : fs			write only	

Note1 : fc ; high-frequency clock [Hz], fs ; low-frequency clock [Hz], * ; don't care
 Note 2 : Do not set DV7CK to "1" in the single-clock mode.
 Note 3 : Do not set DV7CK to "1" before low-frequency clock is stable in the dual-clock mode.

Figure 1-13. Timing Generator Control Register

(2) Machine Cycle

Instruction execution and peripherals operation are synchronized with the main system clock. The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870 Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution. A machine cycle consists of 4 states (S0 - S3), and each state consists of one main system clock.




Figure 1-14. Machine Cycle

1.8.3 Stand-by Controller

The stand-by controller starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are two operating modes: single-clock and dual-clock. These modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1-15 shows the operating mode transition diagram and Figure 1-16 shows the system control registers. Either the single-clock or the dual-clock mode can be selected by an option during reset.

(1) Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. In the single-clock mode, the machine cycle time is $4/f_c [s]$ ($0.5 \mu s$ at $f_c = 8\text{MHz}$).

① NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. In the case where the single-clock mode has been selected as an option, the 87C800/H00 are placed in this mode after reset.

② IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate on the high-frequency clock). IDLE1 mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE1 mode is released to NORMAL1 mode by an interrupt request from on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the next instruction which follows IDLE mode start instruction.

③ STOP1 mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode. The output status of all output ports can be set to either output hold or high-impedance under software control.

STOP1 mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP1 mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the $\overline{\text{STOP}}$ pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.

(2) Dual-clock mode

Both high-frequency and low-frequency oscillation circuits are used in this mode. Pins P21 (XTIN) and P22 (XTOUT) cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is $4/f_c [s]$ ($0.5 \mu s$ at $f_c = 8\text{MHz}$) in NORMAL2 and IDLE2 modes, and $4/f_s [s]$ ($122 \mu s$ at $f_s = 32.768\text{kHz}$) in SLOW and SLEEP modes. *Note that the 87PH00 is placed in the single-clock mode during reset.* To use the dual-clock mode, the low-frequency oscillator should be turned on by executing [SET (SYSCR2).XTEN] instruction.

① NORMAL2 mode

In this mode, the CPU core operates using the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock. In case that the dual-clock mode has been selected as an option, the 87C800/H00 are placed in this mode after reset.

② SLOW mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock.

Switching back and forth between NORMAL2 and SLOW modes is performed by the system control register 2.

③ IDLE2 mode


In this mode, the internal oscillation circuits remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

④ SLEEP mode


In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals remain active (operate using the low-frequency clock). Starting and releasing of SLEEP mode is the same as for IDLE1 mode, except that operation returns to SLOW mode.

⑤ STOP2 mode

As in STOP1 mode, all system operations are halted in this mode.



(a) Single-clock mode



(b) Dual-clock mode

Note : **NORMAL1 and NORMAL2 modes are generically called NORMAL; STOP1 and STOP2 are called STOP; and IDLE1, IDLE2 and SLEEP are called IDLE.**

Operating mode		Frequency		CPU core	On-chip Peripherals	Machine cycle time
		High-frequency	Low-frequency			
Single-Clock	RESET1	turning on oscillation	turning off oscillation	reset	reset	4/fc [s]
	NORMAL1			operate	operate	
	IDLE1	turning off oscillation	turning on oscillation	halt	—	
	STOP1			halt		
Dual-Clock	RESET2	turning on oscillation	turning on oscillation	reset	reset	4/fc [s]
	NORMAL2			High-frequency	operate (High and/or Low)	
	IDLE2	turning off oscillation	turning off oscillation	halt	4/fs [s]	
	SLOW			Low-frequency		Low-frequency
	SLEEP			halt		—
	STOP2					

Figure 1-15. Operating Mode Transition Diagram

System Control Register 1

SYSCR1 (0038 _H)							(Initial value: 0000 00**)		
7	6	5	4	3	2	1	0		
STOP	RELM	RETM	OUTEN	WUT					
R/W	STOP	STOP mode start			0 : CPU core and peripherals remain active 1 : CPU core and peripherals are halted (start STOP mode)				
	RELM	Release method for STOP mode			0 : Edge-sensitive release 1 : Level-sensitive release				
	RETM	Operating mode after STOP mode			0 : Return to NORMAL mode 1 : Return to SLOW mode				
	OUTEN	Port output control during STOP mode			0 : High-impedance 1 : Remain unchanged				
	WUT	Warming-up time at releasing STOP mode			00 : $3 \times 2^{19} / fc$ or $3 \times 2^{13} / fs$ [s] 01 : $2^{19} / fc$ or $2^{13} / fs$ 1* : Reserved				

Note 1 : Always set RETM to "0" when transiting from NORMAL1 mode to STOP1 mode and from NORMAL2 mode to STOP2 mode. Always set RETM to "1" when transiting from SLOW mode to STOP2 mode.

Note 2 : When STOP mode is released with RESET pin input, a return is made to NORMAL mode regardless of the RETM contents.

Note 3 : fc ; high-frequency clock [Hz]
fs ; low-frequency clock [Hz]
* ; don't care

Note 4 : Bits 1 and 0 in SYSCR1 are read in as undefined data when a read instruction is executed.

System Control Register 2

SYSCR2 (0039 _H)							(Initial value: 10/100 ****)		
7	6	5	4	3	2	1	0		
XEN	XTEN	SYSCK	IDLE						
R/W	XEN	High-frequency oscillator control			0 : Turn off oscillation 1 : Turn on oscillation				
	XTEN	Low-frequency oscillator control			0 : Turn off oscillation 1 : Turn on oscillation				
	SYSCK	Main system clock select (write)/main system clock monitor (read)			0 : High-frequency clock 1 : Low-frequency clock				
	IDLE	IDLE mode start			0 : CPU and watchdog timer remain active 1 : CPU and watchdog timer are stopped (start IDLE mode)				

Note 1 : A reset is applied (RESET pin output goes low) if both XEN and XTEN are cleared to "0".

Note 2 : Do not clear XEN to "0" when SYSCK = 0, and do not clear XTEN to "0" when SYSCK = 1.

Note 3 : WDT; watchdog timer, * ; don't care

Note 4 : Bits 3 - 0 in SYSCR2 are always read in as "1" when a read instruction is executed.

Note 5 : An optional initial value can be selected for XTEN. Always specify when ordering ES (engineering sample).

XTEN	operating mode after reset
0	Single-clock mode (NORMAL1)
1	Dual-clock mode (NORMAL2)

Figure 1-16. System Control Registers

1.8.4 Operating Mode Control

(1) STOP mode (STOP1, STOP2)

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- ① Oscillations are turned off, and all internal operations are halted.
- ② The data memory, registers and port output latches are all held in the status in effect before STOP mode was entered. The port output can be select either output hold or high-impedance by setting OUTEN (bit 4 in SYSCR1).
- ③ The divider of the timing generator is cleared to "0".
- ④ The program counter holds the address of the instruction following the instruction which started STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and for long term battery back-up.

When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following method can be used for confirmation:

Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example : Starting STOP mode with an INT5 interrupt.

PINT5 :	TEST	(P2).0	; To reject noise, the STOP mode does not start if port P20 is at high
	JRS	F, SINT5	
	LD	(SYSCR1), 01000000B	; Sets up the level-sensitive release mode.
	SET	(SYSCR1).7	; Starts STOP mode
	LDW	(IL), 1110011101010111B	; IL12, 11, 7, 5, 3 ← 0 (clears interrupt latches)
SINT5 :	RETI		




Figure 1-17. Level-sensitive Release Mode

Note : When changing to the level-sensitive release mode from the edge-sensitive release mode, the release mode is not switched until a rising edge of the STOP pin input is detected.

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by a rising edge of the $\overline{\text{STOP}}$ pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the $\overline{\text{STOP}}$ pin.

In the edge-sensitive release mode, STOP mode is started even when the $\overline{\text{STOP}}$ pin input is high.

Example : Starting STOP mode operation in the edge-sensitive release mode

```

LD      (SYSCR1), 0000000B ; OUTEN ← 0 (specifies high-impedance)
DI          ; IMF ← 0 (disables interrupt service)
SET     (SYSCR1).STOP    ; STOP ← 1 (activates stop mode)
LDW    (IL), 1110011101010111B ; IL12, 11, 7, 5, 3 ← 0 (clears interrupt latches)
EI          ; IMF ← 1 (enables interrupt service)

```




Figure 1-18. Edge-sensitive Release Mode

STOP mode is released by the following sequence:


- ① When returning to NORMAL2, both the high-frequency and low-frequency clock oscillators are turned on ; when returning to SLOW mode, only the low-frequency clock oscillator is turned on. When returning to NORMAL1, only the high-frequency clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- ③ When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

Table 1-1. Warming-up Time example


Return to NORMAL1 mode			Return to SLOW mode	
WUT	At $f_c = 4.194304\text{MHz}$	At $f_c = 8\text{MHz}$	WUT	At $f_s = 32.768\text{kHz}$
$3 \times 2^{19} / f_c$ [s]	375 [ms]	196.6 [ms]	$3 \times 2^{13} / f_s$ [s]	750 [ms]
$2^{19} / f_c$	125	65.5	$2^{13} / f_s$	250

Note : The warming-up time is obtained by dividing the basic clock by the divider; therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.

STOP mode can also be released by setting the $\overline{\text{RESET}}$ pin low, which immediately performs the normal reset operation.



(a) STOP Mode Start (Example : Start with SET (SYSCTR). 7 instruction located at address a)



(b) STOP Mode Release

Figure 1-19. STOP Mode Start / Release

Note : When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing the STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) IDLE mode (IDLE1, IDLE2, SLEEP)

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- ① Operation of the CPU and watchdog timer is halted. On-chip peripherals continue to operate.
- ② The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- ③ The program counter holds the address of the instruction following the instruction which started IDLE mode.

Example : Starting IDLE mode.

```
SET      (SYSCR2).4 ; IDLE<-1
```

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns from IDLE1 to NORMAL1, from IDLE2 to NORMAL2, and from SLEEP to SLOW mode.

a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF) or an external interrupt 0 (INT0 pin) request. Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]).

b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF) or an external interrupt 0 (INT0 pin) request. After the interrupt is processed, the execution resumes from the instruction following the instruction which started IDLE mode.

IDLE mode can also be released by setting the RESET pin low, which immediately performs the reset operation. After reset, the 87C800/H00 are placed in NORMAL mode.

Note : When a watchdog timer interrupt is generated immediately before IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.




Figure 1-20. IDLE Mode




Figure 1-21. IDLE Mode Start/Release

(3) SLOW mode

SLOW mode is controlled by the system control register 2 and the timer/counter 2.

a. Switching from NORMAL2 mode to SLOW mode

First, set SYSCK (bit 5 in SYSCR2) to switch the main system clock to the low-frequency clock.

Next, clear XEN (bit 7 in SYSCR2) to turn off high-frequency oscillation.

Note : The high frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high frequency clock when switching from SLOW mode to STOP mode.

When the low-frequency clock oscillation is unstable, wait until oscillation stabilizes before performing the above operations. The timer/counter 2 (TC2) can conveniently be used to confirm that low-frequency clock oscillation has stabilized.

Example1 : Switching from NORMAL2 mode to SLOW mode.

SET	(SYSCR2) . 5	; SYSCK \leftarrow 1	(Switches the main system clock to the low-frequency clock)
CLR	(SYSCR2) . 7	; XEN \leftarrow 0	(turns off high-frequency oscillation)

Example2 : Switching to SLOW mode after low-frequency clock oscillation has stabilized.

LD	(TC2CR), 14H	; Sets TC2 mode (timer mode, source clock : fs)	
LDW	(TREG2), 8000H	; Sets warming-up time (according to Xtal characteristics)	
LD	(TC2CR), 34H	; Starts TC2	
:			
PINTTC2 :	LD	(TC2CR), 10H	; Stops TC2
	SET	(SYSCR2) . 5	; SYSCK \leftarrow 1
	CLR	(SYSCR2) . 7	; XEN \leftarrow 0
	RETI		
:			
VINTTC2 :	DW	PINTTC2	; INTTC2 vector table

b. Switching from SLOW mode to NORMAL2 mode

First, set XEN (bit 7 in SYSCR2) to turn on the high-frequency oscillation. When time for stabilization (warm-up) has been taken by the timer/counter 2 (TC2), clear SYSCK (bit 5 in SYSCR2) to switch the main system clock to the high-frequency clock.

SLOW mode can also be released by setting the RESET pin low, which immediately performs the reset operation. After reset, the 87C800/H00 are placed in NORMAL mode.

Example : Switching from SLOW mode to NORMAL2 mode (fc = 8MHz, warming-up time is about 7.9ms).

SET	(SYSCR2) . 7	; XEN \leftarrow 1	(turns on high-frequency oscillation)
LD	(TC2CR), 10H	; Sets TC2 mode (timer mode, source clock: fc)	
LD	(TREG2 + 1), 0F8H	; Sets the warming-up time (according to frequency and resonator characteristics)	
LD	(TC2CR), 30H	; Starts TC2	
:			




Figure 1-22. Switching between the NORMAL2 and SLOW Modes

```

PINTTC2 : LD      (TC2CR), 10H    ; Stops TC2
          CLR     (SYSCR2) .5    ; SYSCK<=0 (Switches the main system clock to the
                                ; high-frequency clck)
          RETI
          :
VINTTC2 : DW      PINTTC2       ; INTTC2 vector table

```

1.9 Interrupt Controller

The 87C800/H00 each have a total of 15 interrupt sources: 6 externals and 9 internals. Nested interrupt control with priorities is also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by the program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1-23 shows the interrupt controller.

Table 1-2. Interrupt Sources

Interrupt Source		Enable Condition	Interrupt Latch	Vector Table Address	Priority
Internal/External	(Reset)	Non-Maskable	—	FFFE _H	High 0
Internal	INTSW (Software interrupt)	Pseudo non-maskable	—	FFFC _H	1
Internal	INTWDT (Watchdog Timer interrupt)		IL2	FFFA _H	2
External	INT0 (External interrupt 0)	IMF = 1, INT0EN = 1	IL ₃	FFF8 _H	3
Internal	INTTC1 (16-bit TC1 interrupt)	IMF • EF ₄ = 1	IL ₄	FFF6 _H	4
External	INT1 (External interrupt 2)	IMF • EF ₅ = 1	IL ₅	FFF4 _H	5
Internal	INTTBT (Time Base Timer interrupt)	IMF • EF ₆ = 1	IL ₆	FFF2 _H	6
External	INT2 (External interrupt 2)	IMF • EF ₇ = 1	IL ₇	FFF0 _H	7
Internal	INTTC3 (8-bit TC3 interrupt)	IMF • EF ₈ = 1	IL ₈	FFEE _H	8
Internal	INTSIO1 (Serial Interface 1 interrupt)	IMF • EF ₉ = 1	IL ₉	FFEC _H	9
Internal	INTTC4 (8-bit TC4 interrupt)	IMF • EF ₁₀ = 1	IL ₁₀	FFEA _H	10
External	INT3 (External interrupt 3)	IMF • EF ₁₁ = 1	IL ₁₁	FFE8 _H	11
External	INT4 (External interrupt 4)	IMF • EF ₁₂ = 1	IL ₁₂	FFE6 _H	12
Internal	INTSIO2 (Serial Interface 2 interrupt)	IMF • EF ₁₃ = 1	IL ₁₃	FFE4 _H	13
Internal	INTTC2 (16-bit TC2 interrupt)	IMF • EF ₁₄ = 1	IL ₁₄	FFE2 _H	14
External	INT5 (External interrupt 5)	IMF • EF ₁₅ = 1	IL ₁₅	FFE0 _H	Low 15




Figure 1-23. Interrupt Controller Block Diagram

(1) Interrupt Latches (IL 15~2)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches are initialized to "0" during reset.

Interrupt latches are assigned to addresses $003C_H$ and $003D_H$ in the SFR. Each latch can be cleared to "0" individually by an instruction; however, the *read-modify-write instruction* such as bit manipulation or operation instructions *cannot be used (Do not clear the IL2 for a watchdog timer interrupt to "0")*. Thus, interrupt requests can be cancelled and initialized by the program. Note that interrupt latches cannot be set to "1" by any instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt requests by software is possible.

Example 1 : Clears interrupt latches

```
LDW      (IL), 111010000011111B ; IL12, IL10~IL6←0
```

Example 2 : Reads interrupt latches

```
LD      WA, (IL) ; W←ILH, A←ILL
```

Example 3: Tests an interrupt latch

```
TEST    (IL).7 ; if IL7 = 1 then jump
JR      F, SSET
```

(2) Interrupt Enable Register (EIR)

The interrupt enable registers (EIR) enable and disable the acceptance of interrupts, except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupts cannot be nested more than once at the same time. For example, the watchdog timer interrupt is not accepted during the software interrupt service.

The EIR consists of an interrupt master enable flag (IMF) and individual interrupt enable flags (EF). These registers are assigned to addresses $003A_H$ and $003B_H$ in the SFR, and can be read and written by an instruction (including read-modify-write instructions such as bit manipulation instructions).

① Interrupt Master enable Flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all interrupts, except for pseudo non-maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts. When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that the IMF remains "0" when cleared by the interrupt service program.

The IMF is assigned to bit 0 at address $003A_H$ in the SFR, and can be read and written by an instruction. The IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

Note : Do not set IMF to "1" during non-maskable interrupt service programs.

② Individual interrupt Enable Flags (EF₁₅~EF₄)

These flags enable and disable the acceptance of individual maskable interrupts, except for an external interrupt 0. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance.

Example 1 : Sets EF for individual interrupt enable, and sets IMF to "1".

```
LDW      (EIR), 1110100010100001B ; EF15~EF13, EF11, EF7, EF5, IMF←1
```

Example 2 : Sets an individual interrupt enable flag to "1".

SET (EIRH).4 ; EF₁₂←1




Figure 1-24. Interrupt Latch (IL) and Interrupt Enable Register (EIR)

1.9.1 Interrupt Sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at $f_c = 8$ MHz in NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts).

Interrupt acceptance processing is as follows:

- ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
- ② The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- ③ The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack.
- ④ The entry address of the interrupt service program is read from the vector table address, and the entry address is loaded to the program counter.
- ⑤ The instruction stored at the entry address of the interrupt service program is executed.





Figure 1-25. Timing Chart of Interrupt Acceptance and Interrupt Return Instruction

Example : Correspondence between vector table address for INTTB and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if a maskable interrupt of higher priority than that of the current interrupt being serviced.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags. However, an acceptance of external interrupt 0 cannot be disabled by the EF; therefore, if disablement is necessary, either the external interrupt function of the INT0 pin must be disabled with INTOEN in the external interrupt control register (EINTCR) or interrupt processing must be avoided by the program.

Example 1 : Disables an external interrupt 0 using INTOEN:

LD (EINTCR), 0000000B ; INTOEN←0

Example 2 : Disables the processing of external interrupt 0 under the software control (using bit 0 at address $00F0\text{H}$ as the interrupt processing disable switch):

PINT0 :	TEST (00F0H).0	; Returns without interrupt processing if $(00F0\text{H})_0 = 1$
	JRS T, SINT0	
	RETI	
SINT0 :	Interrupt processing	
	RETI	
	⋮	
VINT0 :	DW PINT0	

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers:

① General-purpose register save/restore by register bank changeover:

General-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, bank 0 is used for the main task and banks 1 to 15 are assigned to interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.

Example : Register Bank Changeover

PINTxx :	LD RBS, n	; Switches to bank n ($1\mu\text{s}$ at 8MHz)
	Interrupt processing	
	RETI	; Restores bank and Returns





Figure 1-26. Saving/Restoring General-purpose Registers

- ② General-purpose register save/restore using push and pop instructions:
To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using push/pop instructions.

Example : Register save using push and pop instructions



- ③ General-purpose registers save/restore using data transfer instructions:
Data transfer instructions can be used to save only a specific general-purpose register during processing of a single interrupt.

Example : Saving/restoring a register using data transfer instructions

```
PINTxx : LD      (GSAVA), A      ; Save A register
          interrupt processing
          LD      A, (GSAVA)    ; Restore A register
          RETI                 ; Return
```

The interrupt return instructions [RETI] / [RETN] perform the following operations.

[RETI] Maskable interrupt return	[RETN] Non-maskable interrupt return
<ul style="list-style-type: none"> ① The contents of the program counter and the program status word are restored from the stack. ② The stack pointer is incremented 3 times. ③ The interrupt master enable flag is set to "1". 	<ul style="list-style-type: none"> ① The contents of the program counter and program status word are restored from the stack. ② The stack pointer is incremented 3 times. ③ The interrupt master enable flag is set to "1" only when a non-maskable interrupt is accepted in interrupt enable status. However, the interrupt master enable flag remains at "0" when so clear by an interrupt service program.

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note : When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.9.2 External Interrupts

The 87C800/H00 each have six external interrupt inputs ($\overline{\text{INT}0}$, INT1, INT2, INT3, INT4, and $\overline{\text{INT}5}$). Four of these are equipped with digital noise rejection circuits (pulse inputs of less than a certain time are eliminated as noise). Edge selection is also possible with INT1, INT2, INT3 and INT4.

The $\overline{\text{INT}0}/\text{P}10$ pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise rejection control and $\overline{\text{INT}0}/\text{P}10$ pin function selection are performed by the external interrupt control register (EINTCR). When $\text{INT}0\text{EN}=0$, the IL_3 will not be set even if the falling edge of $\overline{\text{INT}0}$ pin input is detected.


Table 1-3. External Interrupts

Source	Pin	Secondary function pin	Enable conditions	Edge	Digital noise rejection
INT0	$\overline{\text{INT}0}$	P10	$\text{IMF}=1$, $\text{INT}0\text{EN}=1$	falling edge	— (hysteresis input)
INT1	INT1	P11	$\text{IMF} \cdot \text{EF}_5=1$	falling edge or rising edge	Pulses less than $15/\text{fc}$ [s] or $63/\text{fc}$ [s] are cancelled as noise. Pulses equal to or more than $48/\text{fc}$ [s] or $192/\text{fc}$ [s] are regarded as signals.
INT2	INT2	P12/TC1	$\text{IMF} \cdot \text{EF}_7=1$		
INT3	INT3	P50/TC3	$\text{IMF} \cdot \text{EF}_{11}=1$		
INT4	INT4	P51/TC4	$\text{IMF} \cdot \text{EF}_{12}=1$		
INT5	$\overline{\text{INT}5}$	P20/STOP	$\text{IMF} \cdot \text{EF}_{15}=1$	falling edge	— (hysteresis input)

Note 1 : The noise rejection function is turned off in SLOW and SLEEP modes. Also, the noise reject times are not constant for pulses input while transiting between operating modes (NORMAL2 \leftrightarrow SLOW).

Note 2 : The noise rejection function is also affected for timer/counter input (TC1 and TC3 pins).

Note 3 : The pulse width (both "H" and "L" level) for input to the $\overline{\text{INT}0}$ and $\overline{\text{INT}5}$ pins must be over 1 machine cycle.



Note 4 : If a noiseless signal is input to the external interrupt pin in the NORMAL 1/2 or IDLE 1/2 mode, the maximum time from the edge of input signal until the IL is set is as follows :

- ① INT1 pin $49/\text{fc}$ [s] ($\text{INT}1\text{NC}=1$), $193/\text{fc}$ [s] ($\text{INT}1\text{NC}=0$)
- ② INT2, INT3, INT4 pins $25/\text{fc}$ [s]

Note 5 : When high-impedance is specified for port output in stop mode, port input is forcibly fixed to low level internally. Thus, interrupt latches of external interrupt inputs except $\overline{\text{INT}5}$ (P20/STOP) which are also used as ports may be set to "1". To specify high-impedance for port output in stop mode, first disable interrupt service ($\text{IMF}=0$), activate stop mode. After releasing stop mode, clear interrupt latches using load instruction, then, enable interrupt service.

Example : Activating stop mode (TMP87CH00):

```

LD (SYSCR1),0100000B ; OUTEN<0 (specifies high-impedance)
DI ; IMF<0 (disables interrupt service)
SET (SYSCR1).STOP ; STOP<1 (activates stop mode)
LDW (IL),1110011101010111B ; IL12,11,7,5,3<0 (clears interrupt latches)
EI ; IMF<1 (enables interrupt service)

```

EINTCR (0037H)								(Initial value : 00*0 000*)	
7	6	5	4	3	2	1	0		
INT1 NC	INT0 EN					INT4 ES	INT3 ES	INT2 ES	INT1 ES
INT1NC	Noise reject time select				0 : Pulses of less than 63/fc [s] are eliminated as noise 1 : Pulses of less than 15/fc [s] are eliminated as noise				
INT0EN	P10/INT0 pin configuration				0 : P10 input/output port 1 : INT0 pin (Port P10 should be set to an input mode)				
INT4 ES INT3 ES INT2 ES INT1 ES	INT4 to INT1 edge select				0 : Rising edge 1 : Falling edge				

Note 1 : fc ; High-frequency clock [Hz] * ; don't care
Note 2 : Edge detection during switching edge selection is invalid.
Note 3 : Do not change EINTCR when IMF = 1. After changing EINTCR, interrupt latches of external interrupt inputs must be cleared to "0" using load instruction.
Note 4 : In order to change of external interrupt input by rewriting the contents of INT2ES, INT3ES and INT4ES during NORMAL1/2 mode, clear interrupt latches of external interrupt inputs (INT2, INT3 and INT4) after 8 machine cycles from the time of rewriting. During SLOW mode, 3 machine cycles are required.
Note 5 : In order to change an edge of timer counter input by rewriting the contents of INT2ES, INT3ES and INT4ES during NORMAL1/2 mode, rewrite the contents after timer counter is stopped (TC*s = 0), that is, interrupt disable state. Then, clear interrupt latches of external interrupt inputs (INT2, INT3 and INT4) after 8 machine cycles from the time of rewriting to change to interrupt enable state. Finally, start timer counter. During SLOW mode, 3 machine cycles are required.
Example : When changing TC1 pin inputs edge in external trigger timer mode from rising edge to falling edge.

```

LD (TC1CR),01001000B ; TC1S ← 00 (stop TC1)
DI ; IMF ← 0 (disable interrupt service)
LD (EINTCR),00000100B ; INT2ES ← 1 (change edge selection)
    ↑
    ~
    NOP
    ↓
    LD (ILL),01111111B ; IL7 ← 0 (clear interrupt latch)
    EI ; IMF ← 1 (enable interrupt service)
    LD (TC1CR),01111000B ; TC1S ← 11 (start TC1)

```

Note 6 : If changing the contents of INT1ES during NORMAL1/2 mode, interrupt latch of external interrupt input INT1 must be cleared after 14 machine cycles (when INT1NC = 1) or 50 machine cycles (when INT1NC = 0) from the time of changing. During SLOW mode, 3 machine cycles are required.

Figure 1-27. External Interrupt Control Register

1.9.3 Software Interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction. Thus, the [SWI] instruction behaves like the [NOP] instruction.

Use the [SWI] instruction only for detection of the address error or for debugging.

① Address Error Detection

FFH is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address. Code FFH is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FFH to unused areas of the program memory. the address trap reset is generated in case that an instruction is fetched from RAM or SFR areas.

Note : The fetch data from addresses BF80H to BFFFH (test ROM area) is not "FFH".

② Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.10 Watchdog Timer (WDT)

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either as a reset output or a non-maskable interrupt request. However, selection is possible only once after reset. At first, the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.

1.10.1 Watchdog Timer Configuration




Figure 1-28. Watchdog Timer Configuration

1.10.2 Watchdog Timer Control

Figure 1-29 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

(1) Malfunction detection methods using the watchdog timer

The CPU malfunction is detected as follows:

- ① Setting the detection time, selecting output, and clearing the binary counter.
- ② Repeatedly clearing the binary counter within the setting detection time.

If a CPU malfunction occurs for any cause, the watchdog timer output will become active on the rise of an overflow from the binary counters unless the binary counters are cleared. At this time, when **WDTOUT** = 1 a reset is generated, which drives the **RESET** pin low to reset the internal hardware and the external circuits. When **WDTOUT** = 0, a watchdog timer interrupt (**INTWDT**) is generated.

The watchdog timer temporarily stops counting in STOP mode (including warm-up) or IDLE mode, and automatically restarts (continues counting) when STOP/IDLE mode is released.

Example : Sets the watchdog timer detection time to $221/fc$ [s] and resets the CPU malfunction.

```

LD      (WDTCR2), 4EH      ; Clears the binary counters
LD      (WDTCR1), 00001101B ; WDTT←10, WDTOUT←1
Within WDT
detection time LD      (WDTCR2), 4EH      ; Clears the binary counters
                  ...                                ; always clear immediately after changing WDTT
Within WDT
detection time LD      (WDTCR2), 4EH      ; Clears the binary counters
                  ...                                ; always clear immediately after changing WDTT
LD      (WDTCR2), 4EH      ; Clears the binary counters

```

Watchdog Timer Control Register 1							
WDTCR1 (0034H)							
	7	6	5	4	3	2	1 0
WDTEN	Watchdog timer enable/disable					0 : Disable (It is necessary to write the disable code to WDTCR2) 1 : Enable	
WDTT	Watchdog timer detection time					00 : $2^{25}/fc$ or $2^{17}/fs$ [s] 01 : $2^{23}/fc$ or $2^{15}/fs$ 10 : $2^{21}/fc$ or $2^{13}/fs$ 11 : $2^{19}/fc$ or $2^{11}/fs$	
WDTOUT	Watchdog timer output select					0 : Interrupt request 1 : Reset output	
<i>Note 1 :</i> WDTOUT cannot be set to "1" by program after clearing WDTOUT to "0". <i>Note 2 :</i> fc ; High-frequency clock [Hz] fs ; Low-frequency clock [Hz] * ; don't care <i>Note 3 :</i> WDTCR1 is a write-only register and must not be used with any of read-modify-write instructions <i>Note 4 :</i> Disable the watchdog timer or clear the counter just before switching to STOP mode. <i>When the counter is cleared just before switching to STOP mode, clear the counter again subsequently to releasing STOP mode.</i>							
Watchdog Timer Control Register 2							
WDTCR2 (0035H)							
	7	6	5	4	3	2	1 0
WDTCR2	Watchdog timer control code write register					4E _H : Watchdog timer binary counter clear (clear code) B1 _H : Watchdog timer disable (disable code) others : Invalid	
<i>Note 1 :</i> The disable code is invalid unless written when WDTEN = 0. <i>Note 2 :</i> * ; don't care							

Figure 1-29. Watchdog Timer Control Registers

Table 1-4. Watchdog Timer Detection Time

Operating mode			Detection time	
NORMAL1	NORMAL2	SLOW	At fc = 8MHz	At fs = 32.768kHz
$2^{25}/fc$ [s]	$2^{25}/fc$, $2^{17}/fs$	$2^{17}/fs$	4.194 s	4 s
$2^{23}/fc$	$2^{23}/fc$, $2^{15}/fs$	$2^{15}/fs$	1.048 ms	1 s
$2^{21}/fc$	$2^{21}/fc$, $2^{13}/fs$	—	262.1 ms	250 ms
$2^{19}/fc$	$2^{19}/fc$, $2^{11}/fs$	—	65.5 ms	62.5 ms

(2) Watchdog Timer Enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example : Enables watchdog timer

```
LD      (WDTCR1), 00001000B ; WDTEN←1
```

(3) Watchdog Timer Disable

The watchdog timer is disabled by writing the disable code ($B1_H$) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0". The watchdog timer is halted temporarily in STOP mode (including warm-up) and IDLE mode, and restarts automatically after STOP or IDLE mode is released.

During disabling the watchdog timer, the binary counters are cleared to "0".

Example : Disables watchdog timer

```
LDW     (WDTCR1), 0B101H ; WDTEN←0, WDTCR2←disable code
```

1.10.3 Watchdog Timer Interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous non-maskable interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example : Watchdog timer interrupt setting up.

```
LD      SP, 013FH          ; Sets the stack pointer
LD      (WDTCR1), 00001000B ; WDTOUT←0
```

1.10.4 Watchdog Timer Reset

If the watchdog timer output becomes active, a reset is generated, which drives the RESET pin (sink open drain output) low to reset the internal hardware and the external circuits. The reset output time is $220/fc$ [s] (131 ms at $fc = 8MHz$). The high-frequency clock oscillator also turns on when a watchdog timer reset is generated in SLOW mode.




Figure 1-30. Watchdog Timer Interrupt / Reset

1.11 Reset Circuit

The 87C800/H00 each have four types of reset generation procedures: an external reset input, an address-trap-reset, a watchdog timer reset and a system-clock-reset. Table 1-5 shows on-chip hardware initialization by reset action. The internal source reset circuit (watchdog timer reset, address trap reset, and system clock reset) is not initialized when power is turned on. Thus, output from the RESET pin may go low ($220/fc$ [s] (131ms at 8MHz) when power is turned on.

Table 1-5. Initializing Internal Status by Reset Action

On-chip Hardware	Initial Value	On-chip Hardware	Initial Value
Program counter (PC)	$(FFFF_H) \cdot (FFFE_H)$	Divider of Timing generator	0
Register bank selector (RBS)	0	Watchdog timer	Enable
Jump status flag (JF)	1	Output latches of I/O ports	Refer to I/O port circuitry
Interrupt master enable flag (IMF)	0	Control registers	Refer to each of control register
Interrupt individual enable flags (EF)	0		
Interrupt latches (IL)	0		

1.11.1 External Reset Input

When the $\overline{\text{RESET}}$ pin is held at low for at least 3 machine cycles ($12/fc$ [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the $\overline{\text{RESET}}$ pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses $FFFE_H - FFFF_H$. The $\overline{\text{RESET}}$ pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. A simple power-on-reset can be applied by connecting an external capacitor and a diode.




Figure 1-31. Simple Power-on-Reset Circuitry

1.11.2 Address-Trap-Reset

If a CPU malfunction occurs and an attempt is made to fetch an instruction from the RAM or the SFR area (addresses $0000_H - 013F_H$), an address-trap-reset will be generated. Then, the $\overline{\text{RESET}}$ pin output will go low. The reset time is $220/fc$ [s] (131ms at 8MHz).




Figure 1-32. Address-Trap-Reset

1.11.3 Watchdog Timer Reset

Refer to Section "1.10 Watchdog Timer".

1.11.4 System-Clock-Reset

Clearing both XEN and XTEN (bits 7 and 6 in SYSCR2) to "0" stops both high-frequency and low-frequency oscillation, and causes the MCU to deadlock. This can be prevented by automatically generating a reset signal whenever $\text{XEN} = \text{XTEN} = 0$ is detected to continue the oscillation. Then, the $\overline{\text{RESET}}$ pin output goes low from high-impedance. The reset time is $220/fc$ [s] (131ms at 8MHz).

2. ON-CHIP PERIPHERALS FUNCTIONS

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870 Series uses the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR).

The SFR are mapped to addresses 0000_H – $003F_H$, and the DBR to addresses $0F80_H$ – $0FFF_H$.

Figure 2-1 shows the 87C800/H00 SFRs and DBRs.

Address	Read	Write	Address	Read	Write
0000_H	P0 port		0020_H	SIO1SR (SIO1 status)	SIO1CR (SIO1 control)
01	P1 Port		21	SIO2SR (SIO2 status)	SIO2CR (SIO2 control)
02	P2 Port		22	–	SIOBCR (SIO buffer control)
03	P3 Port		23	–	SIOWCR (SIO wait control)
04	P4 Port		24	reserved	
05	P5 Port		25	reserved	
06	P6 Port		26	reserved	
07	P7 Port		27	reserved	
08	reserved		28	reserved	
09	reserved		29	reserved	
0A	–	P0CR (P0 I/O control)	2A	reserved	
0B	–	P1CR (P1 I/O control)	2B	reserved	
0C	–	P6CR (P6 I/O control)	2C	reserved	
0D	–	P7CR (P7 I/O control)	2D	reserved	
0E	reserved		2E	reserved	
0F	reserved		2F	reserved	
10	–	TREG1A _L (Timer register 1A)	30	reserved	
11	–	TREG1A _H	31	reserved	
12	TREG1B _L (Timer register 1B)		32	reserved	
13	TREG1B _H		33	reserved	
14	–	TC1CR (TC1 control)	34	–	WDTCR1 (WDT control)
15	–	TC2CR (TC2 control)	35	–	WDTCR2
16	–	TREG2 _L (Timer register 2)	36	–	TBTCSR (TBT/TG/DVO control)
17	–	TREG2 _H	37	–	EINTCR (External interrupt control)
18	TREG3A (Timer register 3A)		38	SYSCR1	(System control)
19	TREG3B (Timer register 3B)	–	39	SYSCR2	
1A	–	TC3CR (TC3 control)	3A	EIR _L	(Interrupt enable register)
1B	–	TREG4 (Timer register 4)	3B	EIR _H	
1C	–	TC4CR (TC4 control)	3C	IL _L	(Interrupt latch)
1D	reserved		3D	IL _H	
1E	reserved		3E	reserved	
1F	reserved		3F	PSW (Program status word)	RBS (Register bank selector)

(a) Special Function Registers

Address	Read	Write
$0F80_H$	reserved	
$0FEF$	reserved	
$0FF0$	reserved	
F1
F2
F3	SIO1
F4	transmit and receive
F5	data buffer
F6
F7
OFF8
F9
FA
FB	SIO2
FC	transmit and receive
FD	data buffer
FE
FF

(b) Data Buffer Registers

- Note 1 : Do not access reserved areas by the program.
- Note 2 : – : Cannot be accessed.
- Note 3 : When defining address $003F_H$ with assembler symbols, use GPSW and GRBS.
- Note 4 : Write-only registers and interrupt latches cannot use the read-modify-write instructions (bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.)

Figure 2-1. SFR & DBR

2.2 I/O Ports

The 87C800/H00 each have 8 parallel input/output ports (58pins) each as follows:

	Primary Function	Secondary Functions
Port P0	8-bit I/O port	—
Port P1	8-bit I/O port	external interrupt input, timer/counter input/output, and divider output
Port P2	3-bit I/O port	low-frequency resonator connections, external interrupt input, and STOP mode release signal input
Port P3	8-bit I/O port	—
Port P4	8-bit I/O port	serial interface
Port P5	7-bit I/O port	serial interface, external interrupt input, and timer/counter input/output
Port P6	8-bit I/O port	—
Port P7	8-bit I/O port	—

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.




Figure 2-2. Input/Output Timing (Example)

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

(1) Instructions that read the output latch contents

- ① XCH r, (src)
- ② CLR/SET/CPL (src).b
- ③ CLR/SET/CPL (pp).g
- ④ LD (src).b, CF
- ⑤ LD (pp).b, CF
- ⑥ ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), n
- ⑦ (src) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

(2) Instructions that read the pin input data

- ① Instructions other than the above (1)
- ② (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P0 (P07 - P00)

Port P0 is an 8-bit general-purpose input/output port which can be configured as either an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P0 input/output control register (P0CR). Port P0 is configured as an input if its corresponding P0CR bit is cleared to "0", and as an output if its corresponding P0CR bit is set to "1".

During reset, P0CR is initialized to "0", which configures port P0 as input. The P0 output latches are also initialized to "0". Data is written into the output latch regardless of the P0CR contents. Therefore initial output data should be written into the output latch before setting P0CR.




Figure 2-3. Port P0 and P0CR

Example : Setting the upper 4 bits of port P0 as an input port and the lower 4 bits as an output port (Initial output data are 1010_B).


```
LD      (P0), 00001010B ; Sets initial data to P0 output latches
LD      (P0CR), 00001111B ; Sets the port P0 input/output mode
```

2.2.2 Port P1 (P17 - P10)

Port P1 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit under software control. Input/output mode is specified by the corresponding bit in the port P1 input/output control register (P1CR). Port P1 is configured as an input if its corresponding P1CR bit is cleared to "0", and as an output if its corresponding P1CR bit is set to "1". During reset, P1CR is initialized to "0", which configures port P1 as an input. The P1 output latches are also initialized to "0". Data is written into the output latch regardless of the P1CR contents. Therfore initial output data should be written into the output latch before setting P1CR. Port P1 is also used as an external interrupt input, a timer/counter input, and a divider output. When used as a secondary function pin, the input pins should be set to the input mode, and the output pins should be set to the output mode and beforehand the output latch should be set to "1".

It is recommended that pins P11 and P12 should be used as external interrupt inputs, timer/counter input, or input ports. The interrupt latch is set on the rising or falling edge of the output when used as output ports.

Pin P10 (INT0) can be configured as either an I/O port or an external interrupt input with INT0EN (bit 6 in EINTCR). During reset, pin P10 (INT0) is configured as an input port P10.



P1 (0001H)	7	6	5	4	3	2	1	0	(Initial value : 0000 0000)
	P17	P16	P15	P14	P13	P12	INT2	INT1	INT0

P1CR (000B _H)	7	6	5	4	3	2	1	0	(Initial value : 0000 0000)

P1CR	I/O control for port P1	0 : Input mode 1 : Output mode	Write only
------	-------------------------	-----------------------------------	------------

Figure 2-4. Port P1 and P1CR

Example : Sets P17, P16 and P14 as output ports, P13 and P11 as input ports, and the others as function pins. Internal output data is "1" for the P17 and P14 pins, and "0" for the P16 pin.

```

LD      (EINTCR), 0100000B ; INT0EN←1
LD      (P1), 1011111B      ; P17←1, P14←1, P16←0
LD      (P1CR), 11010000B

```

2.2.3 Port P2 (P22 - P20)

Port P2 is a 3-bit input/output port. It is also used as an external interrupt input, a STOP mode release signal input, and as low-frequency crystal connection pins. When used as an input port, or a secondary function pin, the output latch should be set to "1". During reset, the output latches are initialized to "1".

A low-frequency crystal (32.768kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dual-clock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the P20 output pulse. When a read instruction for port P2 is executed, bits 7 to 3 in P2 are read in as undefined data.




Figure 2-5. Port P2

2.2.4 Port P3 (P37 - P30)

Port P3 is an 8-bit input/output port. High current output is available so LEDs can be driven directly. When used as an input port, the output latch should be set to "1". The output latches are initialized to "1" during reset.

Example 1: Outputs an immediate data 5AH to port P3.

LD (P3), 5AH ; P3←5AH

Example 2: Inverts the output of the upper 4bits (P37 - P34) in port P3.

XOR (P3), 11110000B
; P37~P34←P37~P34




Figure 2-6. Port P3

2.2.5 Port P4 (P47 - P40)

Port P4 is an 8-bit input/output port, and is also used as serial interface 2 (SIO2) input/output. When used as an input port or a secondary function pin, the output latch should be set to "1". The output latches are initialized to "1" during reset.

2.2.6 Port P5 (P56 - P50)

Port P5 is a 7-bit input/output port, and is also used as serial interface 1 (SIO1) input/output, an external interrupt input, and a timer/counter input/output. When used as an input port or a secondary function pin, the output latch should be set to "1". The output latches are initialized to "1" during reset.

Bit 7 is read in as "1" when a read instruction for port P5 is executed.




Figure 2-7. Ports P4 and P5

2.2.7 Ports P6 (P67 - P60) and P7 (P77 - P70)

Ports P6 and P7 are 8-bit general-purpose input/output ports which can be configured as either input or output in one-bit unit under software control. Input or output mode is selected by the corresponding bit in the P6 and P7 input/output control registers (P6CR and P7CR). For example, port P6 is configured as an input if its corresponding P6CR bit is cleared to "0", and as an output if its corresponding bit is set to "1". During reset, P6CR and P7CR are initialized to "0", which configures ports P6 and P7 as inputs. The output latches are initialized to "0".

Data is written into the output latch regardless of P6CR/P7CR contents. Therefore initial output data should be written into the output latch before setting P6CR/P7CR.





Figure 2-8. Ports P6 and P7

2.3 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT). The time base timer is controlled by a control register (TBTCR) shown in Figure 2-10.

An INTTBT is generated on the first rising edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period.

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (both frequency selection and enabling can be performed simultaneously).



Example : Sets the time base timer frequency to fc/216 [Hz] and enables an INTTBT interrupt.

LD (TBTCR) , 00001010B
SET (EIRL) . 6




Figure 2-9. Time Base Timer

TBTCR (0036H)	7	6	5	4	3	2	1	0	(Initial value : 0**0 0***)
TBTEN	Time base timer enable/disable							0 : Disable 1 : Enable	
TBTCK	Time base timer interrupt frequency select							000 : fc/2 ²³ or fs/2 ¹⁵ [Hz] 001 : fc/2 ²¹ or fs/2 ¹³ 010 : fc/2 ¹⁶ or fs/2 ⁸ 011 : fc/2 ¹⁴ or fs/2 ⁶ 100 : fc/2 ¹³ or fs/2 ⁵ 101 : fc/2 ¹² or fs/2 ⁴ 110 : fc/2 ¹¹ or fs/2 ³ 111 : fc/2 ⁹ or fs/2	Write only
Note1 : fc ; High-frequency clock [Hz], fs ; Low-frequency clock [Hz], * ; don't care Note2 : TBTCR is a write-only register and must not be used with any of read-modify-write instructions.									

Figure 2-10. Time Base Timer and Divider Output Control Register

Table 2-1. Time Base Timer Interrupt Frequency

TBTCK	NORMAL1/2, IDLE1/2 mode		SLOW, SLEEP mode	Interrupt Frequency	
	DV7CK = 0	DV7CK = 1		At fc = 8MHz	At fs = 32.768kHz
000	fc/2 ²³	fs/2 ¹⁵	fs/2 ¹⁵	0.95 Hz	1 Hz
001	fc/2 ²¹	fs/2 ¹³	fs/2 ¹³	3.81	4
010	fc/2 ¹⁶	fs/2 ⁸	-	122.07	128
011	fc/2 ¹⁴	fs/2 ⁶	-	488.28	512
100	fc/2 ¹³	fs/2 ⁵	-	976.56	1024
101	fc/2 ¹²	fs/2 ⁴	-	1953.12	2048
110	fc/2 ¹¹	fs/2 ³	-	3906.25	4096
111	fc/2 ⁹	fs/2	-	15625	16384

2.4 Divider Output (DVO)

A 50% duty pulse can be output using the divider output circuit, which is useful for a piezo-electric buzzer drive. Divider output is from pin P13 (DVO). The P13 output latch should be set to "1" and then the P13 should be configured as an output.

The divider output circuit is controlled by the control register (TBTCR) shown in Figure 2-11.

Note that TBTCR is a write-only register.

TBTCR (0036H)								(Initial value : 0**0 0***)	
	7	6	5	4	3	2	1	0	
DVOEN	DVOCK	(DV7CK)	(TBLEN)	(TBTCR) ₁					
DVOEN	Divider output enable/disable			0 : Disable 1 : Enable					
DVOCK	Divider output (DVO) frequency selection			00 : fc / 2 ¹³ or fs / 2 ⁵ [Hz] 01 : fc / 2 ¹² or fs / 2 ⁴ 10 : fc / 2 ¹¹ or fs / 2 ³ 11 : fc / 2 ¹⁰ or fs / 2 ²			Write only		

Note : fc ; High-frequency clock [Hz], fs ; Low-frequency clock [Hz], * ; don't care

Figure 2-11. Divider Output Control Register

Example : 1 kHz pulse output (at fc = 8 MHz)

```

SET      (P1).3          ; P13 output latch ←1
LD       (P1CR), 00001000B ; Configures P13 as an output
LD       (TBTCR), 10000000B ; DVOEN←1, DVOCK←00

```

Table 2-2. Frequency of Divider Output

DVOCK	Frequency of Divider Output	At fc = 8MHz	At fs = 32kHz
00	fc / 2 ¹³ or fs / 2 ⁵	0.97 [kHz]	1 [kHz]
01	fc / 2 ¹² or fs / 2 ⁴	1.95	2
10	fc / 2 ¹¹ or fs / 2 ³	3.90	4
11	fc / 2 ¹⁰ or fs / 2 ²	7.81	8




Figure 2-12. Divider Output

2.5 16-bit Timer/Counter 1 (TC1)

2.5.1 Configuration




Figure 2-13. Timer/Counter 1

2.5.2 Control

The timer/counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TREG1A and TREG1B). Reset does not affect TREG1A and TREG1B.

TREG1A (0010, 0011H)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																															
	TREG1A _H (0011 _H)																																														
Write only																																															
TREG1B (0012, 0013H)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																															
Read / Write (Write available in only PPG output mode)																																															
TC1CR (0014H)	7	6	5	4	3	2	1	0	(Initial value : 0000 0000)																																						
TFF1	SCAP1 MCAP1 METT1 MPPG1	TC1S	TC1CK	TC1M																																											
TC1M	TC1 mode select	00 : timer / external trigger timer / event counter mode 01 : window mode 10 : pulse width measurement mode 11 : PPG output mode																																													
TC1CK	TC1 source clock select	00 : internal clock $f_c/2^{11}$ or $f_s/2^2$ [Hz] 01 : internal clock $f_c/2^7$ 10 : internal clock $f_c/2^3$ 11 : external clock (TC1 pin input)																																													
TC1S	TC1 start control	00 : stop & counter clear 01 : command start 10 : reserved 11 : external trigger start																																													
SCAP1	software capture control	0 : - 1 : software capture trigger (Note 3)																																													
MCAP1	pulse width measurement control	1 : double edge capture 1 : single edge capture																																													
METT1	external trigger timer control	0 : trigger start 1 : trigger start & stop																																													
MPPG1	PPG output control	0 : continuous pulse 1 : single pulse																																													
TFF1	timer F/F control for PPG output mode	0 : clear 1 : set																																													
Write only																																															
<i>Note 1 : fc ; High-frequency clock [Hz], fs ; Low-frequency clock [Hz]</i> <i>Note 2 : Writing to the low-byte of the timer registers (TREG1A_L, TREG1B_L), the comparison is inhibited until the high-byte (TREG1A_H, TREG1B_H) is written.</i> <i>Note 3 : Set the mode, source clock, edge, PPG control and timer F/F control when TC1 stops (TC1S = 00).</i> <i>Note 4 : Software capture can be used in only timer and event counter modes.</i> <i>Note 5 : Values to be loaded to timer registers must satisfy the following condition. $TREG1A > TREG1B > 0$ (PPG output mode) ; $TREG1A > 0$ (others)</i> <i>Note 6 : Always write "0" to TFF1 except the PPG output mode.</i> <i>Note 7 : TC1CR is a write-only register, which cannot be accessed by any read-modify-write instruction such as bit operate, etc.</i> <i>Note 8 : TREG1B cannot be written after setting to PPG output mode.</i>																																															

Figure 2-14. Timer Registers and TC1 Control Register

2.5.3 Function

Timer/counter 1 has six operating modes: timer, external trigger timer, event counter, window, pulse width measurement, programmable pulse generator output mode.

(1) Timer Mode

In this mode, counting up is performed using the internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0". Counting up resumes after the counter is cleared. The current contents of up-counter can be transferred to TREG1B by setting SCAP1 (bit 6 in TC1CR) to "1" (software capture function). SCAP1 is automatically cleared after capturing.

Table 2-3. Timer/Counter 1 Source Clock (Internal Clock)

Source clock		Resolution		Maximum time setting	
NORMAL1/2, IDLE1/2 modes		SLOW, SLEEP modes		At $f_c = 8 \text{ MHz}$	At $f_s = 32.768 \text{ kHz}$
DV7CK = 0	DV7CK = 1	—	—	1 μs	—
$f_c / 2^3 [\text{Hz}]$	$f_c / 2^3 [\text{Hz}]$	—	—	—	65.5 ms
$f_c / 2^7$	$f_c / 2^7$	—	—	16 μs	1.0 s
$f_c / 2^{11}$	$f_s / 2^3$ [Hz]	$f_s / 2^3$ [Hz]	256 μs	244.14 μs	16.7 s
					16.0 s

Example 1 : Sets the timer mode with source clock $f_s/2^3[\text{Hz}]$ and generates an interrupt 1 s. later
(at $f_s = 32.768 \text{ kHz}$).

```

LD      (TC1CR), 00000000B ; Sets the TC1 mode and source clock
LDW     (TREG1A), 1000H    ; Sets the timer register ( $1\text{s} \div 2^3 / f_s = 1000_{16}$ )
LD      (TC1CR), 00010000B ; Starts TC1

```

Example 2 : Software capture

```

LD      (TC1CR), 01010000B ; SCAP1←1 (Captures)
LD      WA, (TREG1B)       ; Reads captured value

```




Figure 2-15. Timer Mode Timing Chart

(2) External Trigger Timer mode

In this mode, counting up is started by an external trigger. This trigger is the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT2ES. Edge selection is the same as for the external interrupt input INT2 pin. Source clock is used an internal clock selected with TC1CK. The contents of TREG1A is compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

The TC1 pin input has the same noise rejection as the INT2 pin; therefore, pulses of $7/f_c [\text{s}]$ or less are rejected as noise. A pulse width of $24/f_c [\text{s}]$ or more is required for edge detection in NORMAL1, 2 or IDLE1, 2 mode. The noise rejection circuit is turned off in SLOW and SLEEP modes. But, a pulse width of $4/f_s [\text{s}]$ or more is required.




Figure 2-16. External Trigger Timer Mode Timing Chart

(3) Event Counter Mode

In this mode, events are counted on the edge of the TC1 pin input. Either the rising or falling edge can be selected with INT2ES in EINTCR. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. The maximum applied frequency is $fc/24$ [Hz] in NORMAL1/2 or IDLE1/2 mode and $fs/24$ [Hz] in SLOW or SLEEP mode.

Setting SCAP1 to "1" transfers the current contents of up-counter to TREG1B (software capture function). SCAP1 is automatically cleared after capturing.




Figure 2-17. Event Counter Mode Timing Chart (INT2ES = 1)

(4) Window mode

Counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with INT2ES. Setting SCAP1 to "1" transfers the current contents of up-counter to TREG1B. It is necessary that the maximum applied frequency (TC1 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.




Figure 2-18. Window Mode Timing Chart

(5) Pulse width measurement mode

Counting is started by the external trigger (set to external trigger start by TC1S). The trigger can be selected either the rising or falling edge of the TC1 pin input. The source clock is used an internal clock. On the next falling (rising) edge, the counter contents are transferred to TREG1B and an INTTC1 interrupt is generated. The counter is cleared when the single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to TREG1B. If a falling (rising) edge capture value is required, it is necessary to read out TREG1B contents until a rising (falling) edge is detected. Falling or rising edge is selected with INT2ES, and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).




Figure 2-19. Pulse Width Measurement Mode Timing Chart

Example : Duty measurement (Resolution $f_c/2^7$ [Hz])

```

CLR  (INTTC1C).0          ; INTTC1 service switch initial setting
LD   (EINTCR), 0000000B    ; Sets the rise edge at the INT2 edge
LD   (TC1CR), 00000110B    ; Sets the TC1 mode and source clock
SET  (EIRL). 4             ; Enables INTTC1
LD   (TC1CR), 00110110B    ; Starts TC1 with an external trigger
:
PINTTC1: CPL  (INTTC1C).0      ; Complements INTTC1 service switch
      JRS  F, SINTTC1
      LD   (HPULSE), (TREG1BL)  ; Reads TREG1B
      LD   (HPULSE + 1), (TREG1BH)
      RETI
SINTTC1: LD   (WIDTH), (TREG1BL) ; Reads TREG1B (Period)
      LD   (WIDTH + 1), (TREG1BH)
      :

```

(6) Programmable Pulse Generate (PPG) output mode

Counting is started by an edge of the TC1 pin input (either the rising or falling edge can be selected) or by a command. The source clock is used an internal clock. First, the contents of TREG1B are compared with the contents of the up-counter. If a match is found, timer F/F1 output is toggled. Next, timer F/F1 is again toggled and the counter is cleared by matching with TREG1A. An INTTC1 interrupt is generated at this time. Timer F/F output is connected to the P14 (PPG) pin. In the case of $\overline{\text{PPG}}$ output, set the P14 output latch to "1" and configure as an output with P1CR4. Timer F/F1 is cleared to "0" during reset. The timer F/F1 value can also be set by program and either a positive or negative logic pulse output is available. Also, writing to the TREG1B is not possible unless the timer / counter 1 is set to the PPG output mode with TC1M.




Figure 2-20. PPG Output Mode Timing Chart




Figure 2-21. PPG Output

2.6 16-bit Timer/Counter 2 (TC2)

2.6.1 Configuration




Figure 2-22. Timer/Counter 2 (TC2)

2.6.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TREG2). Reset does not affect TREG2.

TREG2 (0016, 0017H)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TREG2 _H (0017H)															
TC2CR (0015H)	7	6	5	4	3	2	1	0	write only							
			TC2S	TC2CK		TC2M			(Initial value : **00 00*0)							
TC2M	Timer/counter 2 operating mode select	0 : Timer/Event counter mode 1 : Window mode														
TC2CK	Timer/counter 2 source clock select	000 : Internal clock 001 : " " 010 : " " 011 : " " 100 : " " 101 : " " 110 : Reserved 111 : External clock (TC2 pin input)	fc / 2 ²³ or fs / 2 ¹⁵ [Hz] fc / 2 ¹³ or fs / 2 ⁵ fc / 2 ⁸ fc / 2 ³ fc (Note 5) fs													write only
TC2S	Timer/counter 2 start control	0 : Stop and counter clear 1 : Start														

Note 1 : fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz], *; don't care
 Note 2 : When writing to the low-byte of timer register 2 (TREG2_L), the comparison is inhibited until the high-byte (TREG2_H) is written.
 After writing to the high-byte, any match during 1 machine cycle (instruction execution cycle) is ignored.
 Note 3 : Set the mode and source clock when timer/counter stop (TC2S = 0).
 Note 4 : Values to be loaded to the timer register must satisfy the following condition.
 TREG2 > 0 (TREG2_{15~11} > 0 when warm-up).
 Note 5 : "fc" can be selected as the source clock only in the timer mode during the SLOW mode.
 Note 6 : Always write "0" to bit 0 in TC2CR.
 Note 7 : TC2CR and TREG2 are write-only registers and must not be used with any of the read-modify-write instructions such as SET, CLR, etc.

Figure 2-23. Timer Register 2 and TC2 Control Register

2.6.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes. Also timer/counter 2 is used for warm-up when switching from SLOW mode to NORMAL2 mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG2 are compared with the contents of up-counter. If a match is found, a timer/ counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

Also, when "fc" is selected as the source clock during SLOW mode, the lower 11 bits of TREG2 are ignored and an INTTC2 interrupt is generated by matching the upper 5 bits. Thus, in this case, only the TREG2_H setting is necessary.

Table 2-4. Source Clock (Internal Clock) for Timer/Counter 2

Source clock		Resolution		Maximum time setting			
NORMAL1/2, IDLE1/2 mode		SLOW mode	SLEEP mode	At $f_c = 8\text{ MHz}$	At $f_s = 32.768\text{ kHz}$	At $f_c = 8\text{ MHz}$	At $f_s = 32.768\text{ kHz}$
DV7CK = 0	DV7CK = 1						
$f_c / 2^{23}[\text{Hz}]$	$f_s / 2^{15}[\text{Hz}]$	$f_s / 2^{15}[\text{Hz}]$	$f_s / 2^{15}[\text{Hz}]$	1.05 s	1 s	19.1 h	18.2 h
$f_c / 2^{13}$	$f_s / 2^5$	$f_s / 2^5$	$f_s / 2^5$	1.02 ms	0.98 ms	1.1 min	1.07 min
$f_c / 2^8$	$f_c / 2^8$	—	—	32 μs	—	2.1 s	—
$f_c / 2^3$	$f_c / 2^3$	—	—	1 μs	—	65.5 ms	—
—	—	fc (Note)	—	125 ns	—	7.9 ms	—
f_s	f_s	—	—	—	30.5 μs	—	2 s

Note : "fc" can be used only in the timer mode.

Example : Sets the timer mode with source clock $f_c/2^3$ [Hz] and generates an interrupt every 25 ms (at $f_c = 8\text{ MHz}$).

```

LD      (TC2CR), 00001100B ; Sets the TC2 mode and source clock
LDW     (TREG2), 61A8H    ; Sets TREG2 (25ms ÷ 23/fc = 61A8H)
LD      (TC2CR), 00101100B ; Starts TC2

```

(2) Event Counter Mode

In this mode, events are counted on the rising edge of the TC2 pin input. The contents of TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The maximum frequency applied to the TC2 pin is $f_c/2^4$ [Hz] in NORMAL1/2 or IDLE1/2 mode, and $f_s/2^4$ [Hz] in SLOW or SLEEP mode.

Example : Sets the event counter mode and generates an INTTC2 interrupt 640 counts later.

```

LD      (TC2CR), 00011100B ; Sets the TC2 mode
LDW     (TREG2), 0280H    ; Sets TREG2
LD      (TC2CR), 00111100B ; Starts TC2

```

(3) Window Mode

In this mode, counting up is performed on the rising edge of the pulse that is the logical AND-ed product of the TC2 pin input (window pulse) and an internal clock. The internal clock is selected with TC2CK. The contents of TREG2 are compared with the contents of up-counter. If a match is found, an INTTC2 interrupt is generated, and the up-counter is cleared to "0". It is necessary that the maximum applied frequency (TC2 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.




Figure 2-24. Window Mode Timing Chart

2.7 8-Bit Timer/Counter 3 (TC3)

2.7.1 Configuration




Figure 2-25. Timer/Counter 3

TREG3A (0018H)	7 6 5 4 3 2 1 0		Read/W/rite
TREG3B (0019H)	7 6 5 4 3 2 1 0		Read only
TC3CR (001AH)	7 6 5 4 3 2 1 0	SCAP TC3S TC3CK TC3M	(Initial value: *0*0 00*0)
	TC3M	Timer/counter 3 operation mode set	0 : Timer/event counter 1 : Capture
	TC3CK	Timer/counter 3 source clock select	00 : Internal clock $fc/2^{12}$ or $fs/2^4$ [Hz] 01 : Internal clock $fc/2^{10}$ or $fs/2^2$ 10 : Internal clock $fc/2^7$ 11 : External clock (TC3 pin input)
	TC3S	Timer/counter 3 start select	0 : Stop & clear 1 : Start
	SCAP	Software capture control	0 : - 1 : Software capture

Note 1 : fc ; High-frequency clock [Hz] fs ; Low-frequency clock [Hz] * ; don't care

Note 2 : Set the mode, the source clock and the edge selection (INT3ES) when the TC3 stops (TC3S = 0).

Note 3 : Values to be loaded into timer register 3A must satisfy the following condition.

TC3CR > 0 (in the timer/event counter mode)

Note 4 : TC3CR is a write-only register and must not be used with any of read-modify-write instructions.

Figure 2-26. Timer Register 3 and TC3 Control Register

2.7.2 Control

The timer/counter 3 is controlled by a timer/counter 3 control register (TC3CR) and two 8-bit timer registers (TREG3A and TREG3B). Reset does not affect these timer registers.

2.7.3 Function

The timer/counter 3 has three operating modes : timer, event counter, and capture mode.

(1) Timer Mode

In this mode, the internal clock shown in Table 2-5 is used for counting up. The contents of TREG3A are compared with the contents of up-counter. If a match is found, a timer/counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. Counting up resumes after the up-counter is cleared. The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Table 2-5. Source Clock (Internal Clock) for Timer Counter 3

Source clock		Resolution		Maximum setting time	
NORMAL1/2, IDLE1/2 mode	SLOW, SLEEP mode	fc = 8 MHz	fs = 32.768 kHz	fc = 8 MHz	fs = 32.768 kHz
fc / 2 ¹² or fs / 2 ⁴ [Hz]	fs / 2 ⁴ [Hz]	512 μ s	488.28 μ s	131.1 ms	124.5 ms
fc / 2 ¹⁰ or fs / 2 ²	-	128 μ s	122.07 μ s	32.6 ms	31.1 ms
fc / 2 ⁷	-	16 μ s	-	4.1 ms	-

(2) Event Counter Mode

In this mode, the TC3 pin input pulses are used for counting up. Either the rising or falling edge can be selected with INT3ES (bit 3 in EINTCR). The contents of TREG3A are compared with the contents of the up-counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in NORMAL1/2 or IDLE1/2 mode, and fs/2⁴ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the high and low levels of the pulse width.

The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Example : Generates an interrupt every 0.5 s, inputting 50Hz pulses to the TC3 pin.

```

LD (TC3CR), 00001100B ; Sets TC3 mode and source clock
LD (TREG3A), 19H       ; 0.5 s ÷ 1 / 50 = 25 = 19H
LD (TC3CR), 00011100B ; Start TC3

```

(3) Capture Mode

The pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signals, etc. The counter is free running by the internal clock. On the rising (falling) edge of the TC3 pin input, the current contents of counter is loaded into TREG3A, then the up-counter is cleared to "0" and an INTTC3 interrupt is generated. On the falling (rising) edge of the TC3 pin input, the current contents of the counter is loaded into TREG3B. In this case, counting continues. On the next rising (falling) edge of the TC3 pin input, the current contents of counter are loaded into TREG3A, then the counter is cleared again and an interrupt is generated. If the counter overflows before the edge is detected, FF_H is set into TREG3A and an overflow interrupt (INTTC3) is generated. During interrupt processing, it can be determined whether or not there is an overflow by checking whether or not the TREG3A value is FF_H. Also, after an interrupt (capture to TREG3A, or overflow detection) is generated, capture and overflow detection are halted until TREG3A has been read out; however, the counter continues.




Figure 2-27. Timing Chart for Capture Mode (INT3ES = 0)

2.8 8-bit Timer/Counter (TC4)

2.8.1 Configuration




Figure 2-28. Timer/Counter 4

2.8.2 Control

The timer/counter 4 is controlled by a timer/counter 4 control register (TC4CR) and an 8-bit timer register 4 (TREG4). Reset does not affect TREG4.

TREG4 (001B _H)	7	6	5	4	3	2	1	0	Write only													
	7	6	5	4	3	2	1	0														
TC4CR (001C _H)	TFF4		TC4S	TC4CK	TC4M	(Initial value : 00*0 0000)																
TC4M	TC4 operating mode select		00 : Timer/event counter mode 01 : Reserved 10 : Programmable divider output (PDO) mode 11 : Pulse width modulation (PWM) output mode																			
TC4CK	TC4 source clock select		00 : Internal clock fc / 2 ¹¹ or fs / 2 ³ [Hz] 01 : Internal clock fc / 2 ⁷ 10 : Internal clock fc / 2 ³ 11 : External clock (TC4 pin input)																			
TC4S	TC4 start control		0 : Stop & clear 1 : Start																			
TFF4	Timer F/F 4 control		00 : Clear 01 : Toggle 10 : Set 11 : – (Note 3)																			
<p><i>Note 1 :</i> fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz], *; don't care</p> <p><i>Note 2 :</i> Set the operating mode, the source clock selection, the timer F/F 4 control and the edge selection (INT4ES) when the TC4 stops (TC4S = 0).</p> <p><i>Note 3 :</i> TFF4 must be set to "11" in the timer and event counter modes.</p> <p><i>Note 4 :</i> Values to be loaded to the timer register must satisfy the following condition. $TREG4 > 0$</p> <p><i>Note 5 :</i> TC4CR and TREG4 are write-only registers and must not be used with any of read-modify-write instructions such as SET, CLR, etc.</p>																						

Figure 2-29. Timer Register 4 and TC4 Control Register

2.8.3 Function

The timer/counter 4 has four operating modes : timer, event counter, programmable divider output, and PWM output mode.

(1) Timer Mode

In this mode, the internal clock is used for counting up. The contents of TREG4 are compared with the contents of up-counter. If a match is found, a timer/counter 4 interrupt (INTTC4) is generated and the counter is cleared. Counting up resumes after the counter is cleared.

Table 2-6. Source Clock (Internal Clock) for Timer/Counter 4

Source clock		Resolution		Maximum setting time	
NORMAL1/2, IDLE1/2 mode	SLOW, SLEEP mode	At fc = 8 MHz	At fs = 32.768 kHz	At fc = 8 MHz	At fs = 32.768 kHz
fc / 2 ¹¹ or fs / 2 ³ [Hz]	fs / 2 ³ [Hz]	256 μ s	244.14 μ s	65.3 ms	62.2 ms
fc / 2 ⁷	–	16 μ s	–	4.1 ms	–
fc / 2 ³	–	1 μ s	–	255 μ s	–

(2) Event Counter Mode

In this mode, the TC4 pin input (external clock) pulse is used for counting up. Either the rising or falling edge can be selected with TC4ES (bit 4 in EINTCR). The contents of TREG4 are compared with the contents of the up-counter. If a match is found, an INTTC4 interrupt is generated and the counter is cleared. The maximum applied frequency is $fc/2^4$ [Hz] in NORMAL1/2 or IDLE1/2 mode, and $fs/2^4$ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the high and low levels of the pulse width.

(3) Programmable Divider Output (PDO) Mode

The internal clock is used for counting up. The contents of TREG4 are compared with the contents of the up-counter. Timer F/F 4 output is toggled and the counter is cleared each time a match is found. Timer F/F 4 output is inverted and output to the \overline{PDO} (P55) pin. This mode can be used for 50% duty pulse output. Timer F/F 4 can be initialized by program, and it is initialized to "0" during reset. An INTTC4 interrupt is generated each time the \overline{PDO} output is toggled.

Example : Output a 1024 Hz pulse (at $fc = 4.194304\text{MHz}$)

LD	(TC4CR), 00000010B	; Initializes the TC4 mode, source clock and timer F/F 4.
LD	(TREG4), 20H	; $1/1024 \div 27/fc = 20_H$
LD	(TC4CR), 00010010B	; Starts TC4




Figure 2-30. Timing Chart for PDO Mode

(4) Pulse Width Modulation (PWM) Output Mode

PWM output with a resolution of 8 bits is possible. The internal clock is used for counting up. The contents of TREG4 are compared with the contents of up-counter. If a match is found, the timer F/F 4 output is toggled. The counter continues counting. And, when an overflow occurs, the timer is again toggled and the counter is cleared. Timer F/F 4 output is inverted and output to the \overline{PWM} (P55) pin. An INTTC4 interrupt is generated when an overflow occurs.

TREG4 is configured a 2-stage shift register and, during output, will not switch until one output cycle is completed even if TREG4 is overwritten; therefore, output can be altered continuously. Also, the first time, TREG4 is shifted by setting TC4S (bit 4 in TC4CR) to "1" after data is loaded to TREG4.




Figure 2-31. Timing Chart for PWM Mode

Table 2-7. PWM Output Mode

Source clock		Resolution		Repeat cycle	
NORMAL1/2, IDLE1/2 mode		SLOW, SLEEP mode			
DV7CK = 0	DV7CK = 1			At fc = 8 MHz	At fs = 32.768 kHz
fc / 2 ¹¹ [Hz]	fs / 2 ³ [Hz]	fs / 2 ³ [Hz]		256 μs	244.14 μs
fc / 2 ⁷	fc / 2 ⁷	—		16 μs	—
fc / 2 ³	fc / 2 ³	—		1 μs	—
					65.5 ms
					4.1 ms
					255 μs
					—
					62.5 ms

2.9 Serial Interfaces (SIO1, SIO2)

The 87C800/H00 each have two clocked-synchronous 8-bit serial interfaces (SIO1 and SIO2). Each serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

The serial interfaces are connected to external devices via pins P56 (SO1), P55 (SI1), P54 (SCK1) for SIO1 and P47 (SO2), P46 (SI2), P45 (SCK2) for SIO2. These serial interface pins are also used as ports P5 and P4. When used as serial interface pins, the output latches of these pins should be set to "1". In the transmit mode, pins P55 and P46 can be used as normal I/O ports, and in the receive mode, pins P56 and P47 can be used as normal I/O ports.

2.9.1 Configuration

The SIO1 and SIO2 have the same configuration, except for the addresses/bit positions of the control/status registers and buffer registers.




Figure 2-32. Serial Interfaces

2.9.2 Control

The serial interfaces are controlled by SIO control registers (SIO1CR or SIO2CR) and a wait control register (SIOWCR). The serial interface status can be determined by reading SIO status registers (SIO1SR or SIO2SR).

The transmit and receive data buffer is controlled by a SIO buffer control register (SIOBCR). The data buffer is assigned to addresses $0FF0_H$ - $0FF7_H$ for SIO1 or $0FF8_H$ - $0FFF_H$ for SIO2 in the DBR (data buffer registers) area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO1 or INTSIO2) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with SIOWCR.

SIO1, SIO2 Control Registers

SIO1CR (0020H)								(Initial value : 0000 0000)
SIO2CR (0021H)								
SIOS		Indicate transfer start/stop						0 : Stop 1 : Start
SIOINH		Continue/abort transfer						0 : Continue transfer 1 : Abort transfer (automatically cleared after abort)
SIOM		Transfer mode select						000 : 8-bit transmit mode 010 : 4-bit transmit mode 100 : 8-bit transmit/receive or receive mode (Note 1) 110 : 4-bit receive mode **1 : reserved
SCK		Serial clock select						000 : Internal clock $fc / 2^{13}$ or $fs / 2^5$ [Hz] 001 : Internal clock $fc / 2^8$ 010 : Internal clock $fc / 2^6$ 011 : Internal clock $fc / 2^5$ 111 : External clock (input from SCK pin)
								{ Output on SCK pin }

Note 1 : Transmit/receive or receive mode are selected with ERM in SIOCR2.

Note 2 : Set SIOS to "0" and SIOINH to "1" when setting the transfer mode or serial clock.

Note 3 : fc ; High-frequency clock [Hz], fs ; Low-frequency clock [Hz]

Note 4 : SIO1CR / SIO2CR are write-only registers and must not be used with any of read-modify-write instruction such as bit operate, etc.

SIO1, SIO2 Status Registers

SIO1SR (0020H)								
SIO2SR (0021H)								
SIOF		Serial transfer operating status monitor						0 : Transfer terminated 1 : Transfer in process
SEF		Shift operating status monitor						0 : Shift operation terminated 1 : Shift operation in process


SIO1, SIO2 Wait Control Register

SIOWCR (0023H)								(Initial value: **00 0000)		
ERM1	SIO1	8-bit transmit / receive mode control	0 : transmit / receive mode 1 : receive mode	(Set to "0" except for 8-bit receive mode)						
ERM2	SIO2	8-bit transmit / receive mode control		(Set to "0" except for 8-bit receive mode)						
WAIT1	SIO1	wait control	00 : $T_f = T_D$ 01 : $T_f = 2T_D$ 10 : $T_f = 4T_D$ 11 : $T_f = 8T_D$							
WAIT2	SIO2	wait control								

Note 1 : * ; don't care

Note 2 : The 8-bit receive mode can be set by setting ERM1/ERM2 to "1" after setting SIOM (bits 5 to 3 in SIO1CR/SIO2CR) to "100".

Note 3 : T_f ; frame time, T_D ; data transfer time



Note 4 : WAIT1, 2 are valid only in the 8-bit transmit / receive and 8-bit receive modes.

Note 5 : SIOWCR is write-only registers, which cannot access any of read-modify-write instruction such as bit operate, etc.

SIO1, SIO2 Buffer Control Register							
SIOBCR (0022H)							
(Initial value *000 *000)							
							Buffer address used
BUF1		SIO1	SIO1				SIO2
BUF2		SIO2	000 : 1 word transfer	OFF0 _H	0FF8 _H		
		number of transfer words	001 : 2 words transfer	OFF0 - OFF1 _H	0FF8 - OFF9 _H		
			010 : 3 words transfer	OFF0 - OFF2 _H	0FF8 - OFFA _H		
			011 : 4 words transfer	OFF0 - OFF3 _H	0FF8 - OFFB _H		
			100 : 5 words transfer	OFF0 - OFF4 _H	0FF8 - OFFC _H		
			101 : 6 words transfer	OFF0 - OFF5 _H	0FF8 - OFFD _H		
			110 : 7 words transfer	OFF0 - OFF6 _H	0FF8 - OFFE _H		
			111 : 8 words transfer	OFF0 - OFF7 _H	0FF8 - OFFF _H		
							write only

Note 1 : The lower 4 bits of each buffer are used during 4-bit transfers. Zeros (0) are stored to the upper 4bits when receiving.
 Note 2 : Transmitting starts at the lowest address. Received data are also stored starting from the lowest address to the highest address. For example, in the case of SIO1, the first buffer address transmitted is OFF0_H.
 Note 3 : The value to be loaded to SIOBCR is held after transfer is completed.
 Note 4 : * ; don't care
 Note 5 : SIOBCR is write-only registers, which cannot access any of in read-modify-write instruction such as bit operate, etc.

Figure 2-33. SIO Control Registers and Status Registers

(1) Serial Clock

a. Clock Source

SCK (bits 2 - 0 in SIO1CR/SIO2CR) is able to select the following:

① Internal Clock

Any of four frequencies can be selected. The serial clock is output to the outside on the SCK1 / SCK2 pin. The SCK pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.

Table 2-8. Serial Clock Rate

Serial clock		Maximum transfer rate	
NORMAL1/2, IDLE1/2 mode		SLOW, SLEEP mode	
DV7CK = 0	DV7CK = 1	At fc = 8 MHz	At fs = 32.768 kHz
fc / 2 ¹³ [Hz]	fs / 2 ⁵ [Hz]	fs / 2 ⁵ [Hz]	0.95 Kbit/s
fc / 2 ⁸	fc / 2 ⁸	-	30.5
fc / 2 ⁶	fc / 2 ⁶	-	122
fc / 2 ⁵	fc / 2 ⁵	-	244

Note : 1Kbit = 1024bit





Figure 2-34. Clock Source (Internal Clock)

② External Clock

An external clock connected to the $\overline{SCK1}$ / $\overline{SCK2}$ pin is used as the serial clock. In this case, the P54 ($\overline{SCK1}$) / P45 ($\overline{SCK2}$) output latch must be set to "1". To ensure shifting, a pulse width of at least 4 machine cycles is required. Thus, the maximum transfer speed is 244K-bit/s. (at $f_c = 8$ MHz).



b. Shift edge

The leading edge is used to transmit, and the trailing edge is used to receive.

① Leading Edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the \overline{SCK} pin input/output).

② Trailing Edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the \overline{SCK} pin input/output).




Figure 2-35. Shift Edge

(2) Number of Bits to Transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving.

The data is transferred in sequence starting at the least significant bit (LSB).

(3) Number of Words to Transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred is loaded to BUF1/BUF2 in SIOBCR.

An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change.




Figure 2-36. Number of Bits to Transfer (Example : 4-bit serial transfer)

2.9.3 Transfer Mode

SIOM (bits 5 - 3 in SIO1CR/SIO2CR) and ERM1 (bit 2 in SIOWCR) / ERM2 (bit 5 in SIOWCR) are used to select the transmit, receive, or transmit/receive mode.

(1) 4-bit and 8-bit Transmit Modes

In these modes, SIO1CR/SIO2CR and SIOWCR are set to the transmit mode and then the data to be transmitted first are written to the data buffer registers (DBR). After the data are written, the transmission is started by setting SIOS to "1". The data are then output sequentially to the SO pin in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with BUF has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note : Waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

The transmission is ended by clearing SIOS to "0" at the time that the final bit of the data being shifted out has been transferred. That the transmission has ended can be determined from the status of SIOF (bit 7 in SIO1SR/SIO2SR) because SIOF is cleared to "0" when a transfer is completed.

When an external clock is used, it is also necessary to clear SIOS to "0" before shifting the next data; otherwise, dummy data will be transmitted and the operation will end.




Figure 2-37. Transfer Mode (Example: 8-bit, 1 Word Transfer)

Example : The way of the transfer stopped (SIO1, 4-bit Transmit mode, External clock).

STEST1 :	TEST	(SIO1SR).SEF	; If SEF = 1 then loop
	JRS	F,STEST1	
STEST2 :	TEST	(P5).4	; If $\overline{SCK1} = 0$ then loop
	JRS	T,STEST2	
	LD	(SIO1CR),00100111B	; SIOS \leftarrow 0

When to clear SIOS to "0", that it is also necessary to check SEF = 1 and $\overline{SCK} = 0$.

(2) 4-bit and 8-bit Receive Modes

After setting the control registers to the receive mode, set SIOS to "1" to enable receiving. The data is then transferred to the shift register via the SI pin synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with BUF has been received, an

INTSIO (buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note : Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be cancelled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.

Clear SIOS to "0" to end receiving. When SIOS is cleared, the current data are transferred to the buffer in 4-bit or 8-bit blocks. The receiving mode ends when the transfer is completed. SIOF is cleared to "0" when receiving is ended and thus can be sensed by program to confirm that receiving has ended.

Note : The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOS to "0", read the last data and then switch the transfer mode.




Figure 2-38. Receive Mode (Example : 8-bit, 1 word, internal clock)

(3) 8-bit Transmit/Receive Mode

After setting the control registers to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable transceiving by setting SIOS to "1". When transmitting, the data are output from the SO pin on leading edges of the serial clock. When receiving, the data are input to the SI pin on the trailing edges of the serial clock. 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with BUF has been transferred. The interrupt service program reads the received data from the data buffer register and then writes the data to be transmitted. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the received data.

When the internal clock is used, a wait is initiated until the received data are read and the next data are written.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Clear SIOS to "0" to enable the transmit mode. When SIOS is cleared, the current data are transferred to the data buffer register in 8-bit blocks. The transmit mode ends when the transfer is completed. SIOF is cleared to "0" when receiving is ended and thus can be sensed by program to confirm that receiving has ended.




Figure 2-39. Transmit/Receive Mode (Example : 8-bit, 1word, internal clock)




Figure 2-40. Transmitted Data Hold Time at End of Transmit/Receive

INPUT/OUTPUT CIRCUITRY

(1) Control pins

The input/output circuitries of the 87C800/H00 control pins are shown below, any one of the circuitries can be chosen by a code (NM1 or NM2) as a mask option.











CONTROL PIN	I/O	INPUT/OUTPUT CIRCUITRY and CODE	REMARKS				
XIN XOUT	Input Output	<p>Osc. enable → AND gate → VDD → R_f → VDD → R_O → VDD → XOUT → ground</p>	Resonator connecting pins (high-frequency) R _f = 1.2MΩ (typ.) R _O = 1.5KΩ (typ.) R = 1kΩ (typ.)				
XTIN (P21) XTOUT (P22)	Input Output	<table border="1" style="width: 100px; margin-left: auto; margin-right: auto;"> <tr> <td>NM1</td> <td>NM2</td> </tr> <tr> <td>Refer to port P2</td> <td>Osc. enable → AND gate → XTEN → Op-Amp → VDD</td> </tr> </table>	NM1	NM2	Refer to port P2	Osc. enable → AND gate → XTEN → Op-Amp → VDD	Resonator connecting pins (low-frequency) R _f = 6MΩ (typ.) R _O = 220kΩ (typ.) R = 1kΩ (typ.)
NM1	NM2						
Refer to port P2	Osc. enable → AND gate → XTEN → Op-Amp → VDD						
RESET	I/O	<p>Address-trap-reset → AND gate → Inverter → R → VDD → VDD → ground</p> <p>Watchdog-timer-reset → AND gate → Inverter → R → VDD → VDD → ground</p> <p>System-clock-reset → AND gate → Inverter → R → VDD → VDD → ground</p>	Sink open drain output Hysteresis input Pull-up resistor R _{IN} = 220kΩ (typ.) R = 1kΩ (typ.)				
P20 (STOP/INT5)	Input	<p>Inverter → Diode → R → ground</p> <p>P20 → Inverter → R → STOP/INT5</p>	Hysteresis input R = 1kΩ (typ.)				
TEST	Input	<p>Inverter → R → R_{IN} → D₁ → VDD → ground</p>	Pull-down resistor R _{IN} = 70kΩ (typ.) R = 1kΩ (typ.)				

Note1 : The 87PH00 does not have a pull-down resistor (R_{IN}) and a diode (D₁)for TEST pin.

Note2 : The input / output circuitries of the 87PH00 are the code NM1 type.

(2) Input/Output Ports

The input/output circuitries of the 87C800/H00 I/O ports are shown below, any one of the circuitries can be chosen by a code (A, C, D, or G) as a mask option.

PORT	I/O	INPUT / OUTPUT CIRCUITRY and CODE		REMARKS
P0 P6	I/O	 <p>output → AND gate → inverter → open drain → VDD disable → AND gate → inverter → PMOS switch → ground input → inverter → NMOS switch → ground</p> <p>initial "Hi-Z" condition: NMOS switch is off, PMOS switch is on, and the output node is connected to ground through a resistor R.</p>		Tri-state I/O $R = 1\text{k}\Omega$ (typ.)
P1	I/O	 <p>output → AND gate → inverter → open drain → VDD disable → AND gate → inverter → PMOS switch → ground input → inverter → NMOS switch → ground</p> <p>initial "Hi-Z" condition: NMOS switch is off, PMOS switch is on, and the output node is connected to ground through a resistor R.</p>		Tri-state I/O Hysteresis input $R = 1\text{k}\Omega$ (typ.)
P2 P3	I/O	<p>P20, P37 to 30</p>  <p>initial "Hi-Z" condition: NMOS switch is off, PMOS switch is on, and the output node is connected to ground through a resistor R.</p>	<p>P21, P22</p>  <p>VDD → PMOS switch → initial "Hi-Z" condition</p>	Sink open drain output High current output only port P3 $R = 1\text{k}\Omega$
P4	I/O	<p>A</p>  <p>initial "Hi-Z" condition: NMOS switch is off, PMOS switch is on, and the output node is connected to ground through a resistor R.</p>	<p>C, D, G</p>  <p>Hi-Z control → AND gate → inverter → PMOS switch → VDD Hi-Z control → AND gate → inverter → NMOS switch → ground initial "High" condition: PMOS switch is on, NMOS switch is off, and the output node is connected to VDD through a resistor R.</p>	Sink open drain output or Push-pull output Hysteresis input $R = 1\text{k}\Omega$ (typ.)
P5	I/O	<p>A, C, D</p>  <p>initial "Hi-Z" condition: NMOS switch is off, PMOS switch is on, and the output node is connected to ground through a resistor R.</p>	<p>G</p>  <p>Hi-Z control → AND gate → inverter → PMOS switch → VDD Hi-Z control → AND gate → inverter → NMOS switch → ground initial "High" condition: PMOS switch is on, NMOS switch is off, and the output node is connected to VDD through a resistor R.</p>	Sink open drain output or Push-pull output Hysteresis input $R = 1\text{k}\Omega$ (typ.)
P7	I/O	<p>A, C, G</p>  <p>disable → AND gate → inverter → PMOS switch → VDD disable → AND gate → inverter → NMOS switch → ground initial "Hi-Z" condition: NMOS switch is off, PMOS switch is on, and the output node is connected to ground through a resistor R.</p>	<p>D</p>  <p>disable → AND gate → inverter → PMOS switch → VDD disable → AND gate → inverter → NMOS switch → ground initial "High" condition: PMOS switch is on, NMOS switch is off, and the output node is connected to VDD through a resistor R_{IN}.</p>	Tri-state I/O Pull-up resistor $R_{IN} = 70\text{k}\Omega$ (typ.) $R = 1\text{k}\Omega$ (typ.)

Note : The input/output circuitries of the 87PH00 I/O ports are the code A type.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS		(V _{SS} = 0V)		
PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNIT
Supply Voltage	V _{DD}		-0.3 to 7	V
Input Voltage	V _{IN}		-0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	Except sink open drain pin , but include P2 and RESET	-0.3 to V _{DD} + 0.3	V
	V _{OUT2}	Sink open drain pin except port P2, RESET	-0.3 to 10	
Output Current (Per 1 pin)	I _{OUT1}	Ports P0, P1, P2, P3, P4, P5, P6, P7	3.2	mA
	I _{OUT2}	Port P3	30	
Output Current (Total)	Σ I _{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7	120	mA
	Σ I _{OUT2}	Port P3	120	
Power Dissipation [Topr = 70°C]	PD	TMP87C800N / CH00N	600	mW
		TMP87C800F / CH00F / C800DF / CH00DF	350	
Soldering Temperature (time)	T _{sld}		260 (10 s)	°C
Storage Temperature	T _{stg}		-55 to 125	°C
Operating Temperature	Topr		-30 to 70	°C

RECOMMENDED OPERATING CONDITIONS		(V _{SS} = 0V, Topr = -30 to 70°C)							
PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT			
Supply Voltage	V _{DD}		fc = 8MHz	NORMAL1, 2 mode	4.5	6.0	V		
				IDLE1, 2 mode					
			fc = 4.2MHz	NORMAL1, 2 mode	2.7				
				IDLE1, 2 mode					
			fs = 32.768kHz	SLOW mode					
				SLEEP mode	2.0				
				STOP mode					
Input High Voltage	V _{IH1}	Except hysteresis input	V _{DD} ≥ 4.5V	V _{DD} × 0.70	V _{DD}	V			
	V _{IH2}	Hysteresis input		V _{DD} × 0.75					
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.90					
Input Low Voltage	V _{IL1}	Except hysteresis input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.30	V			
	V _{IL2}	Hysteresis input			V _{DD} × 0.25				
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.10				
Clock Frequency	fc	XIN, XOUT	V _{DD} = 4.5 to 6V	0.4	8.0	MHz			
			V _{DD} = 2.7 to 6V		4.2				
	fs	XTIN, XTOUT		30.0	34.0	kHz			

D.C. CHARACTERISTICS

(V_{SS} = 0V, T_{opr} = - 30 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis inputs	V _{DD} = 5.0V	-	0.9	-	V
Input Current	I _{IN1}	TEST	V _{DD} = 5.5V V _{IN} = 5.5V / 0V	-	-	± 2	μA
	I _{IN2}	Open drain ports and tri-state ports					
	I _{IN3}	RESET, STOP					
Input Low Current	I _{IL}	Push-pull ports	V _{DD} = 5.5V, V _{IN} = 0.4V	-	-	- 2	mA
Input Resistance	R _{IN2}	RESET		100	220	450	KΩ
Output Leakage Current	I _{LO1}	Open drain ports and	V _{DD} = 5.5V, V _{OUT} = 5.5V	-	-	2	μA
	I _{LO2}	Tri-state ports	V _{DD} = 5.5V, V _{OUT} = 5.5V/0V	-	-	± 2	
Output High Voltage	V _{OH1}	Push-pull ports	V _{DD} = 4.5V, I _{OH} = - 200 μA	2.4	-	-	V
	V _{OH2}	Tri-state ports	V _{DD} = 4.5V, I _{OH} = - 0.7mA	4.1	-	-	
Output Low Voltage	V _{OL}	Except XOUT and port P3, PB	V _{DD} = 4.5V, I _{OL} = 1.6mA	-	-	0.4	V
Output Low Current	I _{OL3}	Port P3, PB	V _{DD} = 4.5V, V _{OL} = 1.0V	-	20	-	mA
Supply Current in NORMAL 1 , 2 mode	I _{DD}		V _{DD} = 5.5V f _c = 8MHz f _s = 32.768kHz V _{IN} = 5.3V / 0.2V	-	7	10	mA
Supply Current in IDLE 1, 2 mode			-	3.5	5		
Supply Current in NORMAL 1 , 2 mode			V _{DD} = 3.0V f _c = 4.19MHz f _s = 32.768kHz V _{IN} = 2.8V / 0.2V	-	2.5	3.5	mA
Supply Current in IDLE 1, 2 mode			-	1.5	2.0		
Supply Current in SLOW mode			V _{DD} = 3.0V f _s = 32.768kHz V _{IN} = 2.8V / 0.2V	-	30	60	μA
Supply Current in SLEEP mode			-	15	30	μA	
Supply Current in STOP mode			V _{DD} = 5.5V V _{IN} = 5.3V / 0.2V	-	0.5	10	μA

Note 1 : Typical values show those at Topr = 25°C .

Note 2 : Input Current ; The current through pull-up or pull-down resistor is not included.

A.C. CHARACTERISTICS


(V_{SS} = 0V, V_{DD} = 4.5 to 6.0V, T_{opr} = -30 to 70°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT	
Machine Cycle Time	t _{cy}	In NORMAL 1, 2 mode	0.5	—	10	μ s	
		In IDLE 1, 2 mode					
		In SLOW mode	117.6	—	133.3		
		In SLEEP mode					
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input), f _c = 8MHz	50	—	—	ns	
Low Level Clock Pulse Width	t _{WCL}						
High Level Clock Pulse Width	t _{WSH}	For external clock operation (XTIN input), f _s = 32.768kHz	14.7	—	—	μ s	
Low Level Clock Pulse Width	t _{WSL}						


RECOMMENDED OSCILLATING CONDITION

(V_{SS} = 0V, V_{DD} = 4.5 to 6.0V, T_{opr} = -30 to 70°C)

PARAMETER	OSCILLATOR	FREQUENCY	RECOMMENDED OSCILLATOR	RECOMMENDED CONDITIONS	
				C ₁	C ₂
High-frequency	Ceramic Resonator	8MHz	KYOCERA KBR8.0M	30pF	30pF
		4MHz	KYOCERA KBR4.0MS MURATA CSA4.00MG		
	Crystal Oscillator	8MHz	TOYOCOM 210B 8.0000	20pF	20pF
		4MHz	TOYOCOM 204B 4.0000		
Low-frequency	Crystal Oscillator	32.768kHz	NDK MX-38T	15pF	15pF



(1) High-frequency



(2) Low-frequency

Note : An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric field stress applied from CRT (Cathode Ray Tube) for continuous reliable operation.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS		$(V_{SS} = 0V)$		
PARAMETER	SYMBOL	CONDITIONS	RATINGS	UNIT
Supply Voltage	V_{DD}		-0.3 to 6.5	V
Input Voltage	V_{IN}		-0.3 to $V_{DD} + 0.3$	V
Output Voltage	V_{OUT}		-0.3 to $V_{DD} + 0.3$	V
Output Current (Per 1 pin)	I_{OUT1}	Ports P0, P1, P2, P3, P4, P5, P6, P7	3.2	mA
	I_{OUT2}	Port P3	30	
Output Current (Total)	ΣI_{OUT1}	Ports P0, P1, P2, P4, P5, P6, P7	120	mA
	ΣI_{OUT2}	Port P3	120	
Power Dissipation [Topr = 70°C]	PD		350	mW
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		-55 to 125	°C
Operating Temperature	Topr		-30 to 70	°C

RECOMMENDED OPERATING CONDITIONS		$(V_{SS} = 0V, Topr = -30 \text{ to } 70^{\circ}\text{C})$						
PARAMETER	SYMBOL	PINS	CONDITIONS		Min.	Max.	UNIT	
Supply Voltage	V_{DD}		$f_c =$ 8MHz	NORMAL1, 2 mode IDLE1, 2 mode	4.5	5.5	V	
			$f_c =$ 4.2MHz	NORMAL1, 2 mode IDLE1, 2 mode		4.5		
			$f_s =$ 32.768kHz	SLOW mode SLEEP mode	1.8	5.5		
				STOP mode				
			V_{IH1}	Except Hysteresis inputs	$V_{DD} \geq 4.5V$	$V_{DD} \times 0.7$	V	
			V_{IH2}	Hysteresis inputs		$V_{DD} \times 0.75$		
Input High Voltage	V_{IH3}				$V_{DD} \times 0.90$	V_{DD}		
			V_{IL1}	Except Hysteresis inputs		$V_{DD} \times 0.28$	V	
			V_{IL2}	Hysteresis inputs		$V_{DD} \times 0.25$		
Input Low Voltage	V_{IL3}				$V_{DD} \times 0.10$			
			V_{IL1}	Except Hysteresis inputs		$V_{DD} \times 0.28$		
			V_{IL2}	Hysteresis inputs		$V_{DD} \times 0.25$		
Clock Frequency	f_c	XIN, XOUT		$V_{DD} = 4.5 \text{ to } 5.5V$	0.4	8.0	MHz	
				$V_{DD} = 1.8 \text{ to } 4.5V$		4.2		
			f_s	XTIN, XOUT	30.0	34.0	kHz	

D.C. CHARACTERISTICS

(V_{SS} = 0V, Topr = -30 to 70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis inputs	V _{DD} = 5.0V	-	0.9	-	V
Input Current	I _{IN1}	TEST	V _{DD} = 5.5V V _{IN} = 5.5V / 0V	-	-	± 2	μA
	I _{IN2}	Open drain ports and tri-state ports					
	I _{IN3}	RESET, STOP					
Input Low Current	I _{IL}	Push-pull ports	V _{DD} = 5.5V, V _{IN} = 0.4V	-	-	- 2	mA
Input Resistance	R _{IN1}	Port P7 with pull-up		30	70	150	kΩ
	R _{IN2}	RESET		100	220	450	
Output Leakage Current	I _{LO1}	Open drain ports	V _{DD} = 5.5V, V _{OUT} = 5.5V	-	-	2	μA
	I _{LO2}	Tri-state ports	V _{DD} = 5.5V, V _{OUT} = 5.5V/0V	-	-	± 2	
Output High Voltage	V _{OH1}	Push-pull ports	V _{DD} = 4.5V, I _{OH} = -200 μA	2.4	-	-	V
	V _{OH2}	Tri-state ports	V _{DD} = 4.5V, I _{OH} = -0.7mA	4.1	-	-	
	V _{OH3}	Push-pull ports	V _{DD} = 1.8V, I _{OH} = -5 μA	1.6	-	-	
	V _{OH4}	Tri-state ports	V _{DD} = 1.8V, I _{OH} = -10 μA	1.6	-	-	
Output Low Voltage	V _{OL1}	Except XOUT and port P3	V _{DD} = 4.5V, I _{OL} = 1.6mA	-	-	0.4	mA
	V _{OL2}	Except XOUT	V _{DD} = 1.8V, I _{OL} = 20 μA	-	-	0.2	
Output Low Current	I _{OL3}	Port P3	V _{DD} = 4.5V, V _{OL} = 1.0V	-	20	-	μA
Supply Current in NORMAL 1, 2 mode	I _{DD}		V _{DD} = 5.5V f _c = 8MHz f _s = 32.768kHz V _{IN} = 5.3V / 0.2V	-	7.0	10	
Supply Current in IDLE 1, 2 mode				-	3.5	5	
Supply Current in NORMAL 1, 2 mode			V _{DD} = 3.0V f _c = 4.19MHz f _s = 32.768kHz V _{IN} = 2.8V / 0.2V	-	2.5	3.5	
Supply Current in IDLE 1, 2 mode				-	1.5	2.0	
Supply Current in NORMAL 1, 2 mode			V _{DD} = 1.8V f _c = 4.19MHz f _s = 32.768kHz V _{IN} = 1.7V / 0.1V	-	1.0	2.0	
Supply Current in IDLE 1, 2 mode				-	0.5	1.0	
Supply Current in SLOW mode			V _{DD} = 3.0V f _s = 32.768kHz V _{IN} = 2.8V / 0.2V	-	30	60	μA
Supply Current in SLEEP mode				-	15	30	
Supply Current in SLOW mode			V _{DD} = 1.8V f _s = 32.768kHz V _{IN} = 1.7V / 0.1V	-	15	30	
Supply Current in SLEEP mode				-	10	20	
Supply Current in STOP mode			V _{DD} = 5.5V V _{IN} = 5.3V / 0.2V	-	0.5	10	

Note 1 : Typical values show those at Topr = 25°C.

Note 2 : Input Current ; The current through pull-up or pull-down resistor is not included.

A.C. CHARACTERISTICS

(V_{SS} = 0V, V_{DD} = 4.5 to 5.5V, T_{opr} = -30 to 70°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT	
Machine Cycle Time	t _{cy}	In NORMAL 1, 2 mode	0.5	—	10	μs	
		In IDLE 1, 2 mode					
		In SLOW mode	117.6	—	133.3		
		In SLEEP mode					
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input), f _c = 8.4MHz	50	—	—	ns	
Low Level Clock Pulse Width	t _{WCL}						
High Level Clock Pulse Width	t _{WSH}	For external clock operation (XTIN input), f _s = 32.768kHz	14.7	—	—	μs	
Low Level Clock Pulse Width	t _{WSL}						


(V_{SS} = 0V, V_{DD} = 1.8 to 4.5V, T_{opr} = -30 to 70°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT	
Machine Cycle Time	t _{cy}	In NORMAL 1, 2 mode	0.95	—	10	μs	
		In IDLE 1, 2 mode					
		In SLOW mode	117.6	—	133.3		
		In SLEEP mode					
High Level Clock Pulse Width	t _{WCH}	For external clock operation (XIN input), f _c = 4.2MHz	110	—	—	ns	
Low Level Clock Pulse Width	t _{WCL}						
High Level Clock Pulse Width	t _{WSH}	For external clock operation (XTIN input), f _s = 32.768kHz	14.7	—	—	μs	
Low Level Clock Pulse Width	t _{WSL}						


RECOMMENDED OSCILLATING CONDITION

(V_{SS} = 0V, T_{opr} = -30 to 70°C)

PARAMETER	OSCILLATOR	FREQUENCY	RECOMMENDED OSCILLATOR	RECOMMENDED CONDITIONS	
				C ₁	C ₂
High-frequency	Ceramic Resonator	4.19MHz (VDD = 1.8 to 5.5v)	MURATA CSA4.19MG	30pF	30pF
			MURATA CST4.19MGW	—	—
		8MHz (VDD = 4.5 to 5.5v)	MURATA CSA8.00MTZ	15pF	15pF
			MURATA CST8.00MTW	—	—
Low-frequency	Crystal Oscillator	8MHz (VDD = 4.5 to 5.5v)	NDK AT-51	16pF	16pF
		32.768kHz (VDD = 1.8 to 5.5v)	NDK MX-38T	12pF	12pF



(1) High-frequency



(2) Low-frequency

Note : An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric field stress applied from CRT (Cathode Ray Tube) for continuous reliable operation.