



Saeed Safari,

Advanced Computer Architecture

Pipeline – Basic Concepts

ECE School,
Faculty of Engineering,
University of Tehran

Outline

- MIPS implementation
 - Single-cycle
 - Multi-cycle
 - Pipeline
- Hazard
 - Structural hazard
 - Data hazard
 - Control hazard


MIPS ISA – An Overview

Registers	32 32-bit integer registers (R0 – R31), 32 32-bit floating point registers (F0 – F31), 2 32-bit integer register (hi, lo)	
Addressing Modes	Register, Immediate, PC Relative, Base	

R-Type	add, addu, sub, subu, slt, sltu, and, or, xor, nor, sll, srl, sla, sllv, arlv, slav, jr, jalr, mult, multu, div, divu, mfhi, mthi, mflo, mtlo	
I-Type	addi, addiu, slti, sltiu, andi, ori, xori, lui, lw, sw, beq, bne	
J-Type	j, jal	
FR-Type	add.s, sub.s, mul.s, div.s, abs.s, neg.s, c.eq.s, c.lt.s, c.le.s add.d, sub.d, mul.d, div.d, abs.d, neg.d, c.eq.d, c.lt.d, c.le.d	
FI-Type	l.s, s.s, l.d, s.d, bc1t, bc1f	




MIPS – Single Cycle Implementation



MIPS – Single Cycle Implementation

- Key features:
 - Two different parts
 - Data-path
 - Controller
 - Controller is implemented as a combinational circuit
 - Each instruction needs one clock cycle to execute (singlecycle implementation)

Arithmetic-Logic Instructions








Immediate Instructions

addi, addiu, slti, sltiu, andi, ori, xori, lui








Jal Instruction


jal








MIPS – Multi-Cycle Implementation








Arithmetic-Logic Instructions (Clk#1)








Arithmetic-Logic Instructions (Clk#2)








Arithmetic-Logic Instructions (Clk#3)





Arithmetic-Logic Instructions (Clk#4)








MIPS – Multi-Cycle Implementation

- Key features:
 - Data-path:
 - One ALU plays the role of ALU and two adders
 - One memory module plays the role of both data and instruction memory
 - Controller is implemented as a sequential circuit
 - Instructions need different number of clock cycles to execute (multi-cycle implementation)


Pipelining – Idea








Simple Un-Pipelined Data-Path



Pipelined Data-Path




$$t_c > \max(t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{WB}) \approx t_{DM}$$






Pipeline Controller



Pipeline Controller








Processor Performance

$$\frac{Time}{Program} = \frac{Instructions}{Program} \times \frac{Cycles}{Instruction} \times \frac{Time}{Cycle}$$

- Inst/Prog: Depends on source code, compiler technology, and ISA
- Cycle/Inst (CPI): Depends on ISA and micro-architecture
- **Time/Cycle**: Depends on micro-architecture and base technology





Processor Performance

Micro-Architecture	CPI	Cycle Time
Multi-Cycle	> 1	Short
Single Cycle (unpipelined)	1	Long
Pipelined	1	Short



CPI Examples


Single-cycle implementation

Inst 1 Inst 2 Inst 3

• 3 instructions, 3 cycles, CPI = 1

CPI Examples


Multi-cycle implementation



• 3 instructions, 19 cycles, CPI = 6.33

CPI Examples

Pipeline implementation



• 3 instructions, 3 cycles, CPI = 1

Technology Assumption

- A small amount of very fast memory (Cache)
- Fast ALU
- Reasonable assumption:

$$t_{IM} \approx t_{RF} \approx t_{ALU} \approx t_{DM} \approx t_{WB}$$

- We focus on a 5-stage pipeline
 - Some commercial processors use 30-stage pipeline!

Technology Assumption

• Let's assume:

$$t_{IM} = t_{RF} = t_{ALU} = t_{DM} = t_{WB} = 200^{ps}$$

• Use a program with *n* instruction as a benchmark. Find the speedup of the pipelined implementation over SC implementation.


Technology Assumption


$$T_{SC} = (5 \times 200) \times n = 1000n$$

$$T_{Pipe} = (5 \times 200) + (n-1) \times 200 = 800 + 200n$$

$$Speedup = \frac{T_{SC}}{T_{Pipe}} = \frac{1000n}{800 + 200n}$$

$$Speedup \xrightarrow[n \to +\infty]{1000n} = 5$$





Generalization

- Let's assume a k-stage pipeline with the delays $t_1, t_2, ..., t_k$, respectively
- Also assume: $t_1 + t_2 + \dots + t_k = T$
- Use a program with *n* instruction as a benchmark. Find the speedup of the pipelined implementation over SC implementation.

Generalization


$$T_{SC} = T \times n$$

$$T_{Pipe} = k \times Max(t_1, ..., t_k) + (n-1) \times Max(t_1, ..., t_k)$$

$$Speedup = \frac{T_{SC}}{T_{Pipe}} = \frac{T \times n}{k \times Max(t_1, \dots, t_k) + (n-1) \times Max(t_1, \dots, t_k)}$$

$$Speedup \xrightarrow[n \to +\infty]{} \frac{T}{Max(t_1, ..., t_k)}$$

Pipeline Diagrams: Instructions vs. Time



Inst

Inst1

Inst2

Inst3

Inst4

Inst5

IF₁

C2

C3

C4

EX₁

MEM₁

IF,

ID,

EX₂

IF₃

 ID_3

 IF_4

C5

 WB_1

MEM,

EX₂

 ID_{4}

IF₅

C6

C8

WB₂

ID₅

MEM₃ WB_3

> EX₄ MEM_4

 WB_{4}

EX₅


MEM₅

 WB_5

Saeed Safari, ECE School, Faculty of Engineering, University of Tehran

Page:

Pipeline Diagrams: Space vs. Time




Time **C3** C1 **C2** C0 IF Inst₁ Inst, Inst₂ Inst_₄ ID **Inst**₁ Inst, Inst₂ EX **Inst**₁ Inst, **MEM** Inst₁

C5 C6 C4 • • • Inst₅ Inst₅ Inst₄ Inst₂ Inst₄ Inst₅ Inst, Inst₂ Inst₄ Inst_E **Inst**₁ Inst, Inst₂ Inst₄ Inst₅



WB

Pipeline Diagrams: Space vs. Time



Inst

ID

ID

EX

MEM

WB

Inst₁

C2

Inst,

Inst₁

C3

Inst₃

C4

Inst₄

Inst,

Inst₃

Inst₁

Inst,

Inst₁

C5

Inst₅

Inst₄

Inst₃

Inst₂

Inst₁

C6

C8

Inst₅

Inst₄ Inst₅

Inst₄ Inst₃ Inst₅

Inst, Inst₃

Inst₄ Inst₅



Hazards

- Structural hazard: An instruction in the pipeline needs a resource being used by another instruction in the pipeline
- Data hazard: An instruction depends on a data value produced by an earlier instruction in the pipeline
- Control hazard: An instruction depends on a control decision made by an earlier instruction in the pipeline



Structural Hazard


- Schedule: Programmer explicitly avoids scheduling instructions that would create structural hazards
- Stall: Hardware includes control logic that stalls until the earlier instruction is no longer using contended resource
- Duplicate: Add more hardware so that each instruction can access independent resources at the same time



Structural Hazard

• Simple 5-stage MIPS pipeline has <u>no structural hazards</u> specifically because ISA was designed that way

Example 1: Unified Memory



Example 1: Unified Memory

Inst C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 LW F D X M W


ADD F D X M W

ADD F D X M W

ADD - F D X M W

- F D X M W

Example 2: 2-Cycle Memory










Example 2: 2-Cycle Memory

C3 C4 C5 C6 C7 C8 Inst C9 C10 C11 C12 **ADD** M0W F M0**M1** W **ADD** M0LW **M**1 W LW X M0**M1** F X **ADD** D M0**M**1 W







- Schedule: Programmer explicitly avoids scheduling instructions that would create data hazards
- Stall: Hardware includes control logic that freezes earlier stages until preceding instruction has finished producing data value
- Bypass: Hardware datapath allows values to be sent to an earlier stage before preceding instruction has left the pipeline
- **Speculate:** Guess that there is not a problem, if incorrect kill speculative instruction and restart

