



#### Saeed Safari,

Advanced Computer Architecture

#### **MIPS ISA**

ECE School,
Faculty of Engineering,
University of Tehran

#### Outline

- General purpose registers
- Integer/Floating point instructions
  - Arithmetic/Logical/Shift
  - Load/Store
  - Control flow
- High-level programming constructs
- Miscellaneous instructions

Register name	Register #	Use	Preserved across a call?
\$zero	0	Constant zero	
\$at	1	Assembler temporary (reserved for assembler)	
\$v0 to \$v1	2 to 3	Function return values	
\$a0 to \$a3	4 to 7	Function parameters	
\$t0 to \$t7	8 to 15	Temporaries	
\$s0 to \$s7	16 to 23	Saved temporaries	Yes
\$t8 to \$t9	24 to 25	Temporaries	
\$k0 to \$k1	26 to 27	Reserved for OS kernel	
\$gp	28	Global pointer	Yes
\$sp	29	Stack pointer	Yes
\$fp	30	Frame pointer	Yes
\$ra	31	Return address	Yes

- \$zero
  - Can be read, cannot be written
- \$at
  - Used by the assembler for pseudo instructions
- \$v0-\$v1
  - Function return value
  - Parameter passing to syscall
- \$a0-\$a3
  - Used to pass parameters to a function



- \$t0-\$t9
  - Used to store temporary variables
  - No need to preserve during function call
- \$s0-\$s8
  - Used to store saved values
  - Preserved during function call
- \$k0-\$k1
  - Used by operating system
  - Not available for user program





- \$gp
  - Global pointer
  - Used to access global variables
- \$sp
  - Stack pointer
  - Points to the last location in use on the stack
  - Used to access function parameters/local variables


- \$fp
  - Fame pointer
  - Used as an alternate way to keep track of the stack
- \$ra
  - Return address
  - During a function call, holds the address to which control should be returned

#### **MIPS Instruction Format**

- Fixed length (4-byte aligned)
- Instruction Formats:
  - R-Type:

31	26	25	21	20	16	15	11	10	6	5	0
	opc		rs		rt		rd	s	hamnt	fu	nction

• I-Type:



• j-Type:


31 26 25 0 opc adr-26 bit





# **Memory Organization**

- Byte/word addressable
  - Address is a multiple of 4
- Little endian
- Both data and instruction are aligned
- Addressing space:
  - 4GB or
  - 1GW



## **Arithmetic Instructions**

Instruction			Description	Instruction Format	
add	rd,	rs,	rt	Add	R-Type
addu	rd,	rs,	rt	Add unsigned	R-Type
sub	rd,	rs,	rt	Subtract	R-Type
subu	rd,	rs,	rt	Subtract unsigned	R-Type
slt	rd,	rs,	rt	Set on less than	R-Type
sltu	rd,	rs,	rt	Set on less than unsigned	R-Type
and	rd,	rs,	rt	AND	R-Type
or	rd,	rs,	rt	OR	R-Type
xor	rd,	rs,	rt	XOR	R-Type
nor	rd,	rs,	rt	NOR	R-Type





#### **Arithmetic Instructions**

$$f = (g + h) - (i + j);$$

add \$t0, \$s2, \$s3 add \$t1, \$s4, \$s5 sub \$s1, \$t0, \$t1

f	\$s1
g	\$s2
h	\$s3
i	\$s4
j	\$s5

#### **Shift Instructions**

Instru	ction			Description	Instruction Format
sll	rd,	rs,	shamnt	Shift logical left	R-Type
srl	rd,	rs,	shamnt	Shift logical right	R-Type
sla	rd,	rs,	shamnt	Shift right arithmetic	R-Type
sllv	rd,	rs,	rt	Shift logical left variable	R-Type
srlv	rd,	rs,	rt	Shift logical right variable	R-Type
slav	rd,	rs,	rt	Shift right arithmetic variable	R-Type

## **Arithmetic (Immediate) Instructions**

Instruc	tion			Description	Instruction Format
addi	rd,	rs,	lmm_16bit	Add immediate	I-Type
addiu	rd,	rs,	lmm_16bit	Add immediate unsigned	I-Type
slti	rd,	rs,	lmm_16bit	Set on less than immediate	I-Type
sltiu	rd,	rs,	lmm_16bit	Set on less than immediate unsigned	I-Type
andi	rd,	rs,	lmm_16bit	AND immediate	I-Type
ori	rd,	rs,	lmm_16bit	OR immediate	I-Type
xori	rd,	rs,	lmm_16bit	XOR immediate	I-Type
lui	rd,	lmm	n_16bit	Load upper immediate	I-Type



## Arithmetic (Immediate) Instructions

```
y = 0X1234;
addi $s1, $zero, 0X1234
```

У	\$s1
Z	\$s2

#### z = 0XABCD1234;


lui \$s2, \$zero, OXABCD

ori \$s2, \$s2, 0X1234

#### Pseudo Instruction:

li \$s2, 0XABCD1234

# \$s2 ← 0XABCD1234





## Multiply/Divide Instructions

Instruc	tion		Description		Instruction Format
mult	rs,	rt	Multiply	$\{hi, lo\} \leftarrow rs \times rt$	R-Type
multu	rs,	rt	Multiply unsigned	$\{hi, lo\} \leftarrow rs \times rt$	R-Type
div	rs,	rt	Divide	hi ← rs % rt, lo ← rs / rt	R-Type
divu	rs,	rt	Divide unsigned	hi ← rs % rt, lo ← rs / rt	R-Type
mfhi	rd		Move from hi		R-Type
mthi	rs		Move to hi		R-Type
mflo	rd		Move from lo		R-Type
mtlo	rs		Move to lo		R-Type

## Load/Store Instructions

Instruction			Description	Instruction Format
lb	rd,	adr_16b (rs)	Load byte	I-Type
lbu	rd,	adr_16b (rs)	Load byte unsigned	I-Type
lh	rd,	adr_16b (rs)	Load halfword	I-Type
lhu	rd,	adr_16b (rs)	Load halfword unsigned	I-Type
lw	rd,	adr_16b (rs)	Load word	I-Type
sb	rt,	adr_16b (rs)	Store byte	I-Type
sh	rt,	adr_16b (rs)	Store halfword	I-Type
sh	rt,	adr_16b (rs)	Store word	I-Type

## Load/Store Instructions

lw \$s1, 0(\$zero) # \$s1←0X03020100

\$t1 = 00000024

lw \$s1, 100(\$t1) # \$s1←0XF3F2F1F0

**lbu** \$s1, 101(\$t1) # \$s1←0X00000F1

**1b** \$s1, 101(\$t1) # \$s1←0XFFFFFFF1

00000000	03	02	01	00
00000004	07	06	05	04
00000008	OB	0A	09	08
000000C				
00000010				
00000124	F3	F2	F1	F0

## Load/Store Instructions

```
lw $t0, 4($zero)  # OK
lw $t0, 7($zero)  # BAD: 7 mod 4 = 1
lw $t0, 8($zero)  # OK

lh $t0, 2($zero)  # OK

lh $t0, 5($zero)  # BAD: 5 mod 2 = 1
lh $t0, 12($zero)  # OK
```

# Jump/Branch Instructions

Instruc	tion		Description	Instruction Format		
j	adr_26bit		Jump	J-Type		
jal	adr_26bit		Jump and link	J-Type		
jr	rs		Jump register	R-Type		
jalr	rs		Jump and link register	R-Type		
beq	rs, rt,	adr_16bit	Branch equal	I-Type		
bne	rs, rt,	adr_16bit	Branch not equal	I-Type		

# Floating Point (FP) Registers


- \$f0-\$f31
  - •\$f0 is not hardwired to 0.0
  - Each can be used as a 32-bit single precision FP (SPFP) number
    - \$f0, \$f1, \$f2, ...
  - Two consecutive registers considered as a 64-bit double precision FP (DPFP) number
    - \$f0, \$f2, \$f4

#### **MIPS FP Instruction Format**

- Fixed length (4-byte aligned)
- Instruction Formats:
  - FR-Type:

31	26	25	21	20	16	15	11	10	6	5	0
	opc		fmt		ft		fs		fd	fun	ction

- FI-Type:





# Floating Point Instructions (SP)

Instructio	n		Description	Instruction Format
add.s	rd,	rs, rt	Add single precision	FR-Type
sub.s	rd,	rs, rt	Sub single precision	FR-Type
mul.s	rd,	rs, rt	Multiply single precision	FR-Type
div.s	rd,	rs, rt	Divide single precision	FR-Type
abs.s	rd,	rs	Absolute value single precision	FR-Type
neg.s	rd,	rs	Negate single precision	FR-Type
l.s	rt,	adr_16bit	Load single precision	FI-Type
S.S	rt,	adr_16bit	Store single precision	FI-Type
c.eq.s	rs,	rt	Compare equal single precision	FR-Type
c.lt.s	rs,	rt	Compare less than single precision	FR-Type






# Floating Point Instructions (SP)

Instructi	on	Description	Instruction Format
c.eq.s	rs, rt	Compare equal single precision  if (rs == rt) cond_bit* = 1;  else cond_bit = 0;	FR-Type
c.lt.s	rs, rt	Compare less than single precision  if (rs < rt) cond_bit = 1;  else cond_bit = 0;	FR-Type
c.le.s	rs, rt	Compare less than or equal single precision if (rs <= rt) cond_bit = 1; else cond_flag = 0;	FR-Type

<sup>\*</sup> Condition bit is in floating point unit

# Floating Point Instructions (DP)

Instructio	n		Description	Instruction Format
add.d	rd,	rs, rt	Add double precision	FR-Type
sub.d	rd,	rs, rt	Sub double precision	FR-Type
mul.d	rd,	rs, rt	Multiply double precision	FR-Type
div.d	rd,	rs, rt	Divide double precision	FR-Type
abs.d	rd,	rs	Absolute value double precision	FR-Type
neg.d	rd,	rs	Negate double precision	FR-Type
l.d	rt,	adr_16bit	Load double precision	FI-Type
s.d	rt,	adr_16bit	Store double precision	FI-Type
c.eq.d	rs,	rt	Compare equal double precision	FR-Type
c.lt.d	rs,	rt	Compare less than double precision	FR-Type





## Floating Point Instructions (DP)

Instruction	n		Description	Instruction Format
c.eq.d	rs,	rt	Compare equal double precision  if (rs == rt) cond_bit = 1;  else cond_bit = 0;	R-Type
c.lt.d	rs,	rt	Compare less than double precision  if (rs < rt) cond_bit = 1;  else cond_bit = 0;	R-Type
c.le.d	rs,	rt	Compare less than or equal double precision if (rs <= rt) cond_bit = 1; else cond_flag = 0;	R-Type

## Conditional Branch (FP)

Instruct	tion	Description	Instruction Format
bc1t	adr_16bit	Branch if cond_bit is 1	FI-Type
bc1f	adr_16bit	Branch if cond_bit is 0	FI-Type

### **Pseudo Instructions**

Instru	Instruction			Description	Instruction (s)			
b	adr_	_16b	it	Branch always	beq	\$zero,	\$zero,	adr_16bit
beqz	rs,	adr	_16bit	Branch if equal zero	beq	rs,	\$zero	adr_16bit
bge	rs,	rt,	adr_16bit	Branch if grater than or equal	slt beq	\$at, \$at	rs, \$zero	rt adr_16bit
bgeu	rs,	rt,	adr_16bit	Branch if grater than or equal unsigned	sltu beq	\$at, \$at	rs, \$zero	rt adr_16bit
bgt	rs,	rt,	adr_16bit	Branch if grater than	slt bne	\$at, \$at	rt, \$zero	rs adr_16bit
bgtu	rs,	rt,	adr_16bit	Branch if grater than unsigned	sltu bne	\$at, \$at	rt, \$zero	rs adr_16bit



#### **Pseudo Instructions**

Instru	ction		Description	Instr	uction	(s)	
li	rd,	data_32bit	Load immediate	lui ori	rd, rd,		data_32bit) O_16(data_32bit)
move	rd,	rs	Move	or	rd,	rs,	\$zero
mul	rd,	rs, rt	Multiply	mult mflo	•	rt	
negu	rd,	rs	Negate unsigned	subu	rd,	\$zero,	Rs
seq	rd,	rs, rt	Set if equal	xor sltiu	rd, rd,	rs, rd,	rt 1
sge	rd,	rs, rt	Set if greater or equal	slt xori	rd, rd,	rs, rd,	rt 1

### **Pseudo Instructions**

Instru	ction			Description	Instru	uction	(s)		
sgeu	rd,	rs,	rt	Set if greater than or equal unsigned	sltu xori	rd, rd.	rs,	rt 1	
					XUII	ru,	rd,	Τ.	
sgt	rd,	rs,	rt	Set if greater than	slt	rd,	rt,	rs	

## Expression

$$x + y + z \times (w + 3)$$

Expression 1:

$$((w + 3) \times z) + y) + x$$

Need only one temporary register

W	\$s0
X	\$s1
У	\$s2
Z	\$s3

## Expression

$$x + y + z \times (w + 3)$$

Expression 1:

$$(x + y) + ((w + 3) \times z)$$

w \$a0x \$a1y \$a2z \$a3

Need two temporary registers

# **Conditional Expression**

$$\# (x-y) < 3$$

b

DONE

addu ELSE:

\$s0, \$s0, \$s1

DONE:

## While Loop

```
$s0, $zero
sum = 0;
                                                              \# sum = 0
                                move
                                      $s1, $zero
                                                              \# cnt = 0
                                move
cnt = 0;
                                       $t0, 10
                                 li
while (cnt != 10) {
                                b
                                                              # test first
                                      TEST
   sum += cnt;
                                addu
                                      $s0, $s0, $s1
                         BODY:
                                                              # sum += cnt
   cnt += 1;
                                addiu $s1, $s1, 1
                                                              # cnt += 1
                                      $s1, $t0, BODY
                                bne
                                                              # cnt != 10?
                         TEST:
```

## For Loop

```
sum = 0;
for (i = 0; i < 100; i++)
     sum += A[i];
             $s0, $zero
                                    \# sum = 0
       move
             $s1, $zero
                                    \# i = 0
       move
       li
             $t0, 400
       b
             TEST
                                    # test first
             $t1, A ($t0)
BODY:
                                    # load A[i]
             $s0, $s0, $t1
       add
                                    # sum += A[i]
       addiu $s1, $s1, 4
                                    \# i += 4
             $s1, $t0, BODY
                                    \# i < 400?
TEST:
       bne
```





## Summary

- Topics covered
  - MIPS integer/floating point general purpose registers
  - MIPS instruction format
  - MIPS integer instructions
  - MIPS floating point instructions
  - How to convert high-level programming constructs to MIPS assembly program