
Logical Circuit Generation (D, C → L )
1.0
0.8
0.6
0.4
0.2
0.0
Lv. 1
Lv. 2
Lv. 3
Lv. 4
1
2
3
4
Project Level