

# Bardia Barabadi

CONTACT	<b>B.Barabadi@gmail.com</b>	Webpage: <a href="http://web.uvic.ca/~bardiabarabadi">web.uvic.ca/~bardiabarabadi</a> LinkedIn: <a href="https://www.linkedin.com/in/bardiabarabadi">linkedin.com/in/bardiabarabadi</a>
OBJECTIVE	Knowledgeable and detail-oriented Electrical Engineer with an extensive background in Signal Processing, Hardware/Software design and Machine Learning. Looking forward to make my skills practical in the Canadian industry.	
SKILLS	<b>Programming Languages &amp; Tools:</b> <ul style="list-style-type: none"><li>• Top Skills: Matlab, Verilog, Python, C++, Assembly, Linux</li><li>• Other Languages: C, VHDL, Bash, L<sup>A</sup>T<sub>E</sub>X, JAVA</li><li>• Tools &amp; IDEs: iPython, atollc TrueStudio, PyCharm, Vim</li><li>• ASIC &amp; FPGA: Vivado &amp; HLS, ISE, Quartus Modelsim, Isim, Synopsys Design Compiler NIOS II on Altera DE2 &amp; MicroBlaze on Xilinx Spartan</li><li>• Microcontrollers: AVR AT-Family, Arduino, ARM STM</li><li>• Embedded Linux: Raspberry pi-3 (Raspian, Ubuntu Mate)</li><li>• Parallel Platforms: CUDA, Pthread, MPI, OpenMP</li><li>• Machine Learning: TensorFlow, Keras, Matlab Deep-Learning Toolbox</li></ul>	
EDUCATION	<b>M.A.Sc. in Electrical Engineering at University of Victoria</b> Sep 2018 - Now <ul style="list-style-type: none"><li>• Thesis Title: Phase Unwrapping Optimization Algorithm Enhancement</li></ul> <b>B.Sc. (Hons.) in Electrical Engineering</b> Sep 2013 - Apr 2018 <ul style="list-style-type: none"><li>• Sharif University of Technology, Tehran, Iran</li><li>• Major: Digital System Design - Project Title: FPGA Implementation of IMAT</li></ul>	
EXPERIENCE	<u>University of Victoria</u> <b>Encoded Video Quality Enhancement Using CNNs</b> 2020 <ul style="list-style-type: none"><li>• Convolutional Neural Nets (CNNs), Keras, Tensorflow, Python and FFmpeg</li></ul> <b>Scale-Invariant Super-Resolution Using CNNs</b> 2019 <ul style="list-style-type: none"><li>• Convolutional Neural Nets (CNNs), Bash, Tensorflow and Python</li></ul> <b>Dual-Stage Phase-Unwrapping</b> 2018 <ul style="list-style-type: none"><li>• MITACS Funded Intern - 3vGeomatics, Vancouver, BC</li><li>• Improving Primal-Dual algorithm used in Satellite Imagery Analysis</li><li>• C++, Python, Bash, MPI &amp; pthreads</li></ul> <u>Sharif University of Technology</u> <b>ASIC &amp; FPGA Implementation of IMAT</b> 2017-2018 <ul style="list-style-type: none"><li>• Iterative Method w. Adaptive Threshold, Sparse Signal Reconstruction Algorithm</li><li>• Proof-of-Concept Hardware Implementation, Optimized for 180<sup>nm</sup> ASIC &amp; FPGA</li><li>• Verilog, Modelsim, Vivado, Xilinx ISE, Synopsys Design Compiler, MATLAB</li></ul> <b>Smart Light Socket</b> 2017 <ul style="list-style-type: none"><li>• Internship, Bluetooth Low Energy (BLE) based smart socket, built from scratch</li><li>• ARM Embedded SoC (nRF51xxx), C, nRFgo Studio, Mixed Signal PCB</li></ul>	

<b>DVB-T Transmitter and Receiver on 180<sup>nm</sup> ASIC</b>	2017
• Verilog, MATLAB (Fixed-Point Designer), Modelsim, Synopsys Design Compiler	
<b>Critical Object Recognition in Millimeter Wave Imagery</b>	2016
• MATLAB, PCA, Artificial Neural Networks (ANNs) and Bash	
<b>Hardware Accelerated K-means Algorithm</b>	2016
• Platform: Xilinx Spartan-IV Micro-Blaze Soft Core Processor, AXI Interconnect	
• Xilinx Platform Studio (XPS), ISE, Modelsim, C, Matlab (UART & Validation)	
<b>Superscalar MIPS Rev-5 Microprocessor on FPGA</b>	2015
• 4-way Superscalar Architecture with Pre-fetcher, Cache & Assembler	
• Verilog, VHDL, Xilinx ISE, Altera Quartus, JAVA (for Assembler)	

### Contracts & Freelance

<b>E-Learning System for new Employees</b>	2015
• Contract, Monenco Co., Tehran, Iran	
• Action Script 3.0, Adobe Flash, Lightroom and Photoshop	
<b>Fluid Color Sensitive Motor Controller</b>	2014
• Freelance, ChemiCar Contest, Tabriz University, Iran	
• AVR, C, Mixed-Signal PCB design	

TEACHING EXPERIENCE	<b>University of Victoria: Teaching Assistant</b>	2018-2019
	• Positions: Lab TA*4	
	• Courses: Real-Time Computer System Design, Computer Architecture	
	• Received excellent teaching certification owing to students evaluation	
	<b>Sharif University of Technology: Teaching Assistant</b>	2016-2018
	• Positions: Head TA*2, Lab TA*5, Verilog Tutor*2, Marker*1	
	• Courses: Computer Architecture, Logic Circuits, ASIC-FPGA, Microprocessor	
	<b>AE High School: Robotics Teacher &amp; Mentor</b>	2016-2018
	• Subjects: Algorithms, AVR Microcontrollers, PCB Design, C language	
	• Achievement: 1 <sup>st</sup> Place Iran Open 2016, CoSpace league	

VOLUNTEER EXPERIENCE	<b>Sharif Cup III robotic contest:</b> Referee, Executive committee	2016
	<b>Sharif Cup II robotic contest:</b> Executive committee	2015

PUBLICATION	1. <b>B. Barabadi</b> , M. Gara, A. Jooya, A. Baniasadi, N.J. Dimopoulos, "Dual-Stage Phase Unwrapping", IEEE NorCAS (2019).	
	2. K. Helal, <b>B. Barabadi</b> , A. Baniasadi, N.J. Dimopoulos, "Scale Invariant Super-Resolution Methods", IEEE APCCAS (2019).	
	3. <b>B. Barabadi</b> , M. Gara, A. Baniasadi, N.J. Dimopoulos, "Employing Machine Learning Optimization Techniques In Radar Imagery Phase Unwrapping", American Geophysical Union Fall Meeting (2019). Poster	

HOBBIES	Photography, Hiking, Cycling, Poker, Piano, Volleyball, Billiards
---------	---

REFERENCE **Prof. Amirali Baniasadi**

Dep. of Electrical and Computer Engineering  
University of Victoria

E-mail: amiralib@uvic.ca  
Phone: +1 (250) 721-8613

**Prof. Nikitas J. Dimopoulos**

Dep. of Electrical and Computer Engineering  
University of Victoria

E-mail: nikitas@ece.uvic.ca  
Phone: +1 (250) 721-8902

**Mateusz Gara**

Senior Software Engineer  
3vGeomatics, Vancouver, BC

E-mail: gara.matt@gmail.com  
Phone: +1 (778) 990-7083