# Bardia Barabadi

CONTACT B.Barabadi@gmail.com Webpage: web.uvic.ca/~bardiabarabadi LinkedIn: linkedin.com/in/bardiabarabadi OBJECTIVE Knowledgeable and detail-oriented Electrical Engineer with an extensive background in Signal Processing, Hardware/Software design and Machine Learning. Looking forward to make my skills practical in the Canadian industry. SKILLS **Programming Languages & Tools:** • Top Skills: Matlab, Verilog, Python, C++, Assembly, Linux Other Languages: C, VHDL, Bash, LATEX, JAVA Tools & IDEs: iPython, atollic TrueStudio, PyCharm, Vim ASIC & FPGA: Vivado & HLS, ISE, Quartus Modelsim, Isim, Synopsys Design Compiler NIOS II on Altera DE2 & MicroBlaze on Xilinx Spartan Microcontrollers: AVR AT-Family, Arduino, ARM STM • Embedded Linux: Raspberry pi-3 (Raspian, Ubuntu Mate) Parallel Platforms: CUDA, Pthread, MPI, OpenMP • Machine Learning: TensorFlow, Keras, Matlab Deep-Learning Toolbox EDUCATION M.A.Sc. in Electrical Engineering at University of Victoria Sep 2018 - Now • Thesis Title: Phase Unwrapping Optimization Algorithm Enhancement B.Sc. (Hons.) in Electrical Engineering Sep 2013 - Apr 2018 • Sharif University of Technology, Tehran, Iran • Major: Digital System Design - Project Title: FPGA Implementation of IMAT EXPERIENCE University of Victoria **Encoded Video Quality Enhancement Using CNNs** 2020 Convolutional Neural Nets (CNNs), Keras, Tensorflow, Python and FFmpeg Scale-Invariant Super-Resolution Using CNNs 2019 • Convolutional Neural Nets (CNNs), Bash, Tensorflow and Python **Dual-Stage Phase-Unwrapping** 2018 • MITACS Funded Intern - 3vGeomatics, Vancouver, BC • Improving Primal-Dual algorithm used in Satellite Imagery Analysis • C++, Python, Bash, MPI & pthreads Sharif University of Technology **ASIC & FPGA Implementation of IMAT** 2017-2018

### **Smart Light Socket**

2017

• Internship, Bluetooth Low Energy (BLE) based smart socket, built from scratch

Iterative Method w. Adaptive Threshold, Sparse Signal Reconstruction Algorithm
 Proof-of-Concept Hardware Implementation, Optimized for 180<sup>nm</sup> ASIC & FPGA
 Verilog, Modelsim, Vivado, Xilinx ISE, Synopsys Design Compiler, MATLAB

• ARM Embedded SoC (nRF51xxx), C, nRFgo Studio, Mixed Signal PCB

	<ul> <li>Verilog, MATLAB (Fixed-Point Designer), Modelsim, Synopsys Design C</li> </ul>	Compiler
	<ul> <li>Critical Object Recognition in Millimeter Wave Imagary</li> <li>MATLAB, PCA, Artificial Neural Networks (ANNs) and Bash</li> </ul>	2016
	<ul> <li>Hardware Accelerated K-means Algorithm</li> <li>Platform: Xilinx Spartan-IV Micro-Blaze Soft Core Processor, AXI Interce</li> <li>Xilinx Platform Studio (XPS), ISE, Modelsim, C, Matlab (UART &amp; Validat</li> </ul>	
	<ul> <li>Superscalar MIPS Rev-5 Microprocessor on FPGA</li> <li>4-way Superscalar Architecture with Pre-fetcher, Cache &amp; Assembler</li> <li>Verilog, VHDL, Xilinx ISE, Altera Quartus, JAVA (for Assembler)</li> </ul>	2015
	Contracts & Freelance	
	<ul> <li>E-Learning System for new Employees</li> <li>Contract, Monenco Co., Tehran, Iran</li> <li>Action Script 3.0, Adobe Flash, Lightroom and Photoshop</li> </ul>	2015
	<ul> <li>Fluid Color Sensitive Motor Controller</li> <li>Freelance, ChemiCar Contest, Tabriz University, Iran</li> <li>AVR, C, Mixed-Signal PCB design</li> </ul>	2014
TEACHING EXPERIENCE	<ul> <li>University of Victoria: Teaching Assistant</li> <li>Positions: Lab TA*4</li> <li>Courses: Real-Time Computer System Design, Computer Architecture</li> <li>Received excellent teaching certification owing to students evaluation</li> </ul>	18-2019
	<ul> <li>Sharif University of Technology: Teaching Assistant</li> <li>Positions: Head TA*2, Lab TA*5, Verilog Tutor*2, Marker*1</li> <li>Courses: Computer Architecture, Logic Circuits, ASIC-FPGA, Microprocessing</li> </ul>	16-2018 cessor
	<ul> <li>AE High School: Robotics Teacher &amp; Mentor</li> <li>Subjects: Algorithms, AVR Microcontrollers, PCB Design, C language</li> <li>Achievement: 1<sup>st</sup> Place Iran Open 2016, CoSpace league</li> </ul>	16-2018
VOLUNTEER EXPERIENCE	Sharif Cup III robotic contest: Referee, Executive committee Sharif Cup II robotic contest: Executive committee	2016 2015
PUBLICATION	Phase Unwrapping", IEEE NorCAS (2019).  2. K. Helal, <b>B. Barabadi</b> , A. Baniasadi, NJ. Dimopoulos, "Scale Invariant Super-	
	<ol> <li>Resolution Methods", IEEE APCCAS (2019).</li> <li>B. Barabadi, M. Gara, A. Baniasadi, NJ. Dimopoulos, "Employing Machine Learning Optimization Techniques In Radar Imagery Phase Unwrapping", American Geophysical Union Fall Meeting (2019). Poster</li> </ol>	
Hobbies	Photography, Hiking, Cycling, Poker, Piano, Volleyball, Billiards	

**DVB-T Transmitter and Receiver on 180<sup>nm</sup> ASIC** 

2017

#### REFERENCE Prof. Amirali Baniasadi

Dep. of Electrical and Computer Engineering University of Victoria

## Prof. Nikitas J. Dimopoulos

Dep. of Electrical and Computer Engineering University of Victoria

#### **Mateusz Gara**

Senior Software Engineer 3vGeomatics, Vancouver, BC

E-mail: amiralib@uvic.ca Phone: +1 (250) 721-8613

E-mail: nikitas@ece.uvic.ca Phone: +1 (250) 721-8902

E-mail: gara.matt@gmail.com Phone: +1 (778) 990-7083