
Step-2


s1	s0	Operation		
0	0	maintain present state		
0	1	swap the consecutive bits		
1	0	load data to register		
1	1	load registers with 0		

Step-3



Step-4

operation	Outputs		Inputs		
	s0	s1	sw	ld	clr
maintain present sta	0	0	0	0	0
swap the consecutive	1	0	1	0	0
load data to registe	0	1	X	1	0
load registers with	1	1	X	X	1



Barış Ayyıldız 1901042252