
CSE 331 FALL 2020 HOMEWORK 3

_

BARIŞ AYYILDIZ 1901042252

QUESTION-1

STATE DIAGRAM



STATE TABLE

Inputs						Outputs					
s1	s0	S	lsb	lt	n1	n0	reset	inc	shift	load_mult	
0	0	0	X	Х	0	0	0	0	0	0	
0	0	1	X	Х	0	1	1	0	0	1	
0	1	Χ	0	Х	1	1	0	0	0	0	
0	1	Χ	1	X	1	0	0	0	0	0	
1	0	Χ	X	Х	1	1	0	0	0	0	
1	1	Χ	X	0	0	0	0	1	1	0	
1	1	Χ	X	1	0	1	0	1	1	0	

BOOLEAN EXPRESSION

n1 = s1's0lsb + s1's0lsb' + s1s0'

= s1's0 + s1s0'

= s1 XOR s0

n0 = s1's0's + s1's0lsb' + s1s0' + s1s0lt

reset = s1's0's

inc = s1s0lt' + s1s0lt

= s1s0

shift = s1s0

 $load_mult = s1's0's$

I could not implement multiplexer in verilog...

QUESTION-2

NOT_32.V

Takes a 32 bit register and reverses it's bits

OR 32.V

Or's two 32 bit registers

AND 32.V

And's two 32 bit registers

XOR_32.V

Xor's two 32 bit registers

NOR 32.V

Nor's two 32 bit registers

FULL ADDER.V

Full adder module works with single bits

ADDER 32.V

Adds two 32 bit registers with using 32 of full_adder modules

TWOS COMPLEMENT.V

Takes the 2's complement of a 32 bit register with using not_32 and adder_32 modules

SUB 32.V

Subtracts two 32 bit registers with using not_32 and adder_32 modules

SLT 32.V

Takes two 32 bit registers, if the first register is smaller than the second one return 32 of 1 bits else returns 32 of 0 bits

MUX8X3

8x3 multiplexer

ALU 32.V

32 bit arithmetic logic unit with 3 bit opcode

TESTBENCHES

Adder testbench

```
# 96 + 36 = 132
# 22 + 12 = 34
```

And testbench

Nor testbench

Or testbench

SIt testbench

Sub testbench

```
# 96 - 36 = 60
# 22 - 12 = 10
```

Xor testbench

ALU testbench