


CSE 331 FALL 2020  
HOMEWORK 3

-

BARIŞ AYYILDIZ  
1901042252

## QUESTION-1

### STATE DIAGRAM



Inputs: S (start)  
lsb (least significant bit)  
lt (counter less than 32)

Outputs: reset (reset)  
inc (increment counter by 1)  
shift (shift right)  
load-mult (load multiplicand)

## STATE TABLE

Inputs					Outputs					
s1	s0	s	lsb	lt	n1	n0	reset	inc	shift	load_mult
0	0	0	x	x	0	0	0	0	0	0
0	0	1	x	x	0	1	1	0	0	1
0	1	x	0	x	1	1	0	0	0	0
0	1	x	1	x	1	0	0	0	0	0
1	0	x	x	x	1	1	0	0	0	0
1	1	x	x	0	0	0	0	1	1	0
1	1	x	x	1	0	1	0	1	1	0

## BOOLEAN EXPRESSION

$$n1 = s1's0lsb + s1's0lsb' + s1s0'$$

$$= s1's0 + s1s0'$$

$$= s1 \text{ XOR } s0$$

$$n0 = s1's0's + s1's0lsb' + s1s0' + s1s0lt$$

$$\text{reset} = s1's0's$$

$$\text{inc} = s1s0lt' + s1s0lt$$

$$= s1s0$$

$$\text{shift} = s1s0$$

$$\text{load\_mult} = s1's0's$$

I could not implement multiplexer in verilog...

## QUESTION-2

### NOT\_32.V

Takes a 32 bit register and reverses it's bits

### OR\_32.V

Or's two 32 bit registers

### AND\_32.V

And's two 32 bit registers

### XOR\_32.V

Xor's two 32 bit registers

### NOR\_32.V

Nor's two 32 bit registers

## FULL\_ADDER.V

Full adder module works with single bits

# ADDER\_32.V

Adds two 32 bit registers with using 32 of full\_adder modules

# TWOS\_COMPLEMENT.V

Takes the 2's complement of a 32 bit register with using not\_32 and adder\_32 modules

## SUB\_32.V

Subtracts two 32 bit registers with using not\_32 and adder\_32 modules

## SLT\_32.V

Takes two 32 bit registers, if the first register is smaller than the second one return 32 of 1 bits else returns 32 of 0 bits

## MUX8X3

## 8x3 multiplexer

ALU\_32.V

32 bit arithmetic logic unit with 3 bit opcode

# TESTBENCHES

## Adder testbench

$$\begin{array}{l} \# \quad 96 + 36 = 132 \\ \# \quad 22 + 12 = 34 \end{array}$$

## And testbench

```
# 000000000000000000000000000000000000111 AND 000000000000000000000000000000000000111 = 000000000000000000000000000000000000111
# 111111111111111111111111111100000 AND 00000000000000000000000001111111111 = 0000000000000000000000000111100000
```

## Nor testbench

[illegible]

Or testbench

```
# 0000000000000000000000000000000000000000000000000000000000000000 OR 000000000000000000000000000000000000000000000000000 = 000000000000000000000000000000000000000000000000000
# 0000000000000000000000000000000000000000000000000000000000000000 OR 000000000000000000000000000000000000000000000000000 = 000000000000000000000000000000000000000000000000000
```

## Slt testbench

```
# 10 SLT 15 = 11111111111111111111111111111111
# 30 SLT 25 = 00000000000000000000000000000000
```

## Sub testbench

$$\begin{aligned} \# \quad 96 - 36 &= 60 \\ \# \quad 22 - 12 &= 10 \end{aligned}$$

## Xor testbench

```
# 000000000000000000000000000000000000111 XOR 000000000000000000000000000011111111 = 000000000000000000000000000011111000
# 1111111111111111111111111111111110000 XOR 0000000000000000000000000000111111111111 = 111111111111111000000000000000001111
```

## ALU testbench

[illegible]