

step-1 :

3 operation + maintain
= 4 operations


→ Use 4x1 mux

Step-2

s1	s0	Operation
0	0	maintain present state
0	1	swap the consecutive bits
1	0	load data to register
1	1	load registers with 0

Step-3

Step-3:




Step-4

Inputs			Outputs		operation
clr	ld	sw	s1	s0	
0	0	0	0	0	maintain present state
0	0	1	0	1	swap the consecutive bits
0	1	x	1	0	load data to register
1	x	x	1	1	load registers with 0

$$S_1 = \text{clr}' * \text{ld} + \text{clr}$$

$$S_0 = \text{clr}' * \text{ld}' * \text{sw} + \text{clr}$$



Barış Ayyıldız

1901042252