


DATA MEMORY: RAM, SFRs, user Flash/EE (all read/write)

LOWER RAM

decimal address	HEX address	MSB address	LSB address
127	7Fh	7Fh	78h
...
48	30h	77h	70h
47	2Fh	76h	6Fh
46	2Eh	75h	6Eh
45	2Dh	74h	6Dh
44	2Ch	73h	6Ch
43	2Bh	72h	6Bh
42	2Ah	71h	6Ah
41	29h	70h	69h
40	28h	6Fh	68h
39	27h	6Eh	67h
38	26h	6Dh	66h
37	25h	6Ch	65h
36	24h	6Bh	64h
35	23h	6Ah	63h
34	22h	69h	62h
33	21h	68h	61h
32	20h	67h	60h
31	1Fh	66h	5Fh
30	1Eh	65h	5Eh
29	1Dh	64h	5Dh
28	1Ch	63h	5Ch
27	1Bh	62h	5Bh
26	1Ah	61h	5Ah
25	19h	60h	59h
24	18h	5Fh	58h
23	17h	5Eh	57h
22	16h	5Dh	56h
21	15h	5Ch	55h
20	14h	5Bh	54h
19	13h	5Ah	53h
18	12h	59h	52h
17	11h	58h	51h
16	10h	57h	50h
15	0Fh	56h	4Fh
14	0Eh	55h	4Eh
13	0Dh	54h	4Dh
12	0Ch	53h	4Ch
11	0Bh	52h	4Bh
10	0Ah	51h	4Ah
9	09h	50h	49h
8	08h	4Fh	48h
7	07h	4Eh	47h
6	06h	4Dh	46h
5	05h	4Ch	45h
4	04h	4Bh	44h
3	03h	4Ah	43h
2	02h	49h	42h
1	01h	48h	41h
0	00h	47h	40h


DATA MEMORY SPACE

(read/write area)



SFR MAP & RESET VALUES

decimal address	HEX address	MSB address	LSB address
127	7Fh	7Fh	78h
...
48	30h	77h	70h
47	2Fh	76h	6Fh
46	2Eh	75h	6Eh
45	2Dh	74h	6Dh
44	2Ch	73h	6Ch
43	2Bh	72h	6Bh
42	2Ah	71h	6Ah
41	29h	70h	69h
40	28h	6Fh	68h
39	27h	6Eh	67h
38	26h	6Dh	66h
37	25h	6Ch	65h
36	24h	6Bh	64h
35	23h	6Ah	63h
34	22h	69h	62h
33	21h	68h	61h
32	20h	67h	60h
31	1Fh	66h	5Fh
30	1Eh	65h	5Eh
29	1Dh	64h	5Dh
28	1Ch	63h	5Ch
27	1Bh	62h	5Bh
26	1Ah	61h	5Ah
25	19h	60h	59h
24	18h	5Fh	58h
23	17h	5Eh	57h
22	16h	5Dh	56h
21	15h	5Ch	55h
20	14h	5Bh	54h
19	13h	5Ah	53h
18	12h	59h	52h
17	11h	58h	51h
16	10h	57h	50h
15	0Fh	56h	4Fh
14	0Eh	55h	4Eh
13	0Dh	54h	4Dh
12	0Ch	53h	4Ch
11	0Bh	52h	4Bh
10	0Ah	51h	4Ah
9	09h	50h	49h
8	08h	4Fh	48h
7	07h	4Eh	47h
6	06h	4Dh	46h
5	05h	4Ch	45h
4	04h	4Bh	44h
3	03h	4Ah	43h
2	02h	49h	42h
1	01h	48h	41h
0	00h	47h	40h



* calibration coefficients are preconfigured at power-up to factory calibrated values

SFR DESCRIPTIONS

ADCCON1	ADC Control register #1
ADCCON1.7	ADC mode (0=off, 1=on)
ADCCON1.6	external Vref select bit (0=on-chip Vref)
ADCCON1.5	conversion time = 16 / ADCLK
ADCCON1.4	acquisition time = 16.777.216Hz / (2.4, 8, 32)
ADCCON1.3	acquisition time select bits
ADCCON1.2	seq time = (1/2.3, 4/1)
ADCCON1.1	Time2 convert enable
ADCCON1.0	external CONVST enable
ADCCON2	ADC Control register #2
ADCCON2.7	ADC interrupt flag
ADCCON2.6	DMA mode enable
ADCCON2.5	continuous conversion enable bit
ADCCON2.4	single conversion start bit
ADCCON2.3	input channel select bits
ADCCON2.2	0 = 7 ADC, A=DAC1, B=AGND
ADCCON2.1	8 = temperature sensor
ADCCON2.0	9=ADCO, A=DAC1, B=AGND
ADCCON3	ADC Control register #3
ADCCON3.7	busy indicator flag (0=ADC not active)
ADCCON3.6	gain calibration disable (0=gain cal enabled)
ADCCON3.5	number of averages selection bits
ADCCON3.4	(15, 1, 31, 63)
ADCCON3.3	cal clock divider select (0=ADCLK, 1=ADCLK/2)
ADCCON3.2	cal mode select (0=divide, 1=normal)
ADCCON3.1	cal type select (0=offset, 1=gain)
ADCCON3.0	start calibration bit, cleared by hardware
ADCDATAH	ADC Data registers
ADCDATAL	ADC Data registers
ADMAH,ADMAH.DMAL	DMA address pointer
ADCGAINH	ADC Gain
ADCGAINL	calibration coefficients
ADCOFSH	ADC Offset
ADCOFSL	calibration coefficients
DACCON	DAC Control register
DACCON.7	ModeSelect (0=12bitL, 1=8bitB)
DACCON.6	DAC1 RangeSelect (0=Vref, 1=Vao)
DACCON.5	DACCON.5 DACCON.4 DACCON.3
DACCON.4	Clear DAC1 (0=Vref, 1=Vao)
DACCON.3	Clear DAC2 (0=Vref, 1=Vao)
DACCON.2	SynchronousUpdate (1=asynchronous)
DACCON.1	PowerDown DAC1 (0=normal, 1=on)
DACCON.0	PowerDown DAC2 (0=normal, 1=on)
DAC1H,DAC1L	DAC1 data registers
DAC0H,DAC0L	DAC0 data registers
PLLCON	PLL Control register
PLLCON.7	oscillator ported run control bit (0=XTAL on)
PLLCON.6	PLL lock indicator flag (0=out of lock)
PLLCON.5	(this bit must contain zero)
PLLCON.4	(this bit must contain zero)
PLLCON.3	"fast interrupt" control bit (0=normal)
PLLCON.2	3-bit clock divider select (CD (default=3))
PLLCON.1	LCORE = 16,777,216Hz / (2.4, 8, 32)
TIMECON	Time Interval Counter Register
TIMECON.6	(this bit must contain 1)
TIMECON.5	INTVAL, timebase select bits
TIMECON.4	(12800 select bits, hours)
TIMECON.3	single time interval control bit (0=reload&restart)
TIMECON.2	time interval interrupt bit, "T1"
TIMECON.1	time interval interrupt bit (0=reload&clear)
TIMECON.0	time clock enable bit (0=disable)
INTVAL	TIC Interval Register
HTHSEC	TIC Elapsed 128th Second Register
SEC	TIC Elapsed Seconds Register
MIN	TIC Elapsed Minutes Register
HOURL	TIC Elapsed Hours Register
ECON	Data Flash/EEF command register
ECON.01h	READ page 82h PROGRAM byte
ECON.02h	PROGRAM page 83h EXT. ULOAD mode
ECON.03h	VERIFY page 84h EXT. ULOAD mode
ECON.04h	ERASE page (all others reserved)
ECON.05h	ERASE page (all others reserved)
EDATAH,EDATAL	Data Flash/EEF address registers
EDATA1,EDATA2,EDATA3,EDATA4	Data Flash/EEF address registers
SPICON	SPI Control register
SPICON.7	SPI interrupt (set at end of SPI transfer)
SPICON.6	write collision error flag
SPICON.5	SPI enable (0=2x enable, 1=SPI enable)
SPICON.4	master mode select bit (0=slave mode)
SPICON.3	CPOL clock polarity select (0=SCDKS idles low)
SPICON.2	CPHA clock phase select (0=leading edge latch)
SPICON.1	SPI bitrate select bit
SPICON.0	brtate = Fcore / (2.4, 8, 16) (slave: SPRO=SS)
SPIDAT	SPI Data register
I2CCON	I2C Control register (in slave mode)
I2CCON.7	slave mode control register enable bit (0=disable)
I2CCON.6	general call enable bit (0=disable)
I2CCON.5	slave mode interrupt decode bits
I2CCON.4	start, read, receive, transmit
I2CCON.3	slave mode select bit (0=slave mode)
I2CCON.2	serial port select (0=RX, 1=TX)
I2CCON.1	transmission direction status (0=RX, 1=TX)
I2CCON.0	serial interface
I2CCON	I2C Control register (in master mode)
MDO	master mode SDATA output bit
MDS </td <td>master mode SCLK output enable (0=disable)</td>	master mode SCLK output enable (0=disable)
MCO	master mode SCLK output bit
MDO	master mode master mode SDATA output bit
MDS </td <td>master mode master mode SCLK output enable (0=disable)</td>	master mode master mode SCLK output enable (0=disable)
MCO	master mode master mode SCLK output bit
I2CADD1,I2CADD2,I2CADD3	I2C secondary slave Address registers
I2CDAT	I2C Data register
PWMCON	PWM Control register
PWMCON.7	PWM mode bits (0=disable, 1=triangle/var, res., 2=tri, 3=tri, 4=tri, 5=tri, 6=tri, 7=tri, 8=tri, 9=tri, 10=tri, 11=tri, 12=tri, 13=tri, 14=tri, 15=tri, 16=tri, 17=tri, 18=tri, 19=tri, 20=tri, 21=tri, 22=tri, 23=tri, 24=tri, 25=tri, 26=tri, 27=tri, 28=tri, 29=tri, 30=tri, 31=tri)
PWMCON.6	2=tri, 3=tri, 4=tri, 5=tri, 6=tri, 7=tri, 8=tri, 9=tri, 10=tri, 11=tri, 12=tri, 13=tri, 14=tri, 15=tri, 16=tri, 17=tri, 18=tri, 19=tri, 20=tri, 21=tri, 22=tri, 23=tri, 24=tri, 25=tri, 26=tri, 27=tri, 28=tri, 29=tri, 30=tri, 31=tri
PWMCON.5	2=tri, 3=tri, 4=tri, 5=tri, 6=tri, 7=tri, 8=tri, 9=tri, 10=tri, 11=tri, 12=tri, 13=tri, 14=tri, 15=tri, 16=tri, 17=tri, 18=tri, 19=tri, 20=tri, 21=tri, 22=tri, 23=tri, 24=tri, 25=tri, 26=tri, 27=tri, 28=tri, 29=tri, 30=tri, 31=tri
PWMCON.4	2=tri, 3=tri, 4=tri, 5=tri, 6=tri, 7=tri, 8=tri, 9=tri, 10=tri, 11=tri, 12=tri, 13=tri, 14=tri, 15=tri, 16=tri, 17=tri, 18=tri, 19=tri, 20=tri, 21=tri, 22=tri, 23=tri, 24=tri, 25=tri, 26=tri, 27=tri, 28=tri, 29=tri, 30=tri, 31=tri
PWMCON.3	2=tri, 3=tri, 4=tri, 5=tri, 6=tri, 7=tri, 8=tri, 9=tri, 10=tri, 11=tri, 12=tri, 13=tri, 14=tri, 15=tri, 16=tri, 17=tri, 18=tri, 19=tri, 20=tri, 21=tri, 22=tri, 23=tri, 24=tri, 25=tri, 26=tri, 27=tri, 28=tri, 29=tri, 30=tri, 31=tri
PWMCON.2	2=tri, 3=tri, 4=tri, 5=tri, 6=tri, 7=tri, 8=tri, 9=tri, 10=tri, 11=tri, 12=tri, 13=tri, 14=tri, 15=tri, 16=tri, 17=tri, 18=tri, 19=tri, 20=tri, 21=tri, 22=tri, 23=tri, 24=tri, 25=tri, 26=tri, 27=tri, 28=tri, 29=tri, 30=tri, 31=tri
PWMCON.1	2=tri, 3=tri, 4=tri, 5=tri, 6=tri, 7=tri, 8=tri, 9=tri, 10=tri, 11=tri, 12=tri, 13=tri, 14=tri, 15=tri, 16=tri, 17=tri, 18=tri, 19=tri, 20=tri, 21=tri, 22=tri, 23=tri, 24=tri, 25=tri, 26=tri, 27=tri, 28=tri, 29=tri, 30=tri, 31=tri
PWMCON.0	2=tri, 3=tri, 4=tri, 5=tri, 6=tri, 7=tri, 8=tri, 9=tri, 10=tri, 11=tri, 12=tri, 13=tri, 14=tri, 15=tri, 16=tri, 17=tri, 18=tri, 19=tri, 20=tri, 21=tri, 22=tri, 23=tri, 24=tri, 25=tri, 26=tri, 27=tri, 28=tri, 29=tri, 30=tri, 31=tri
PWM0H,PWM0L	PWM0 data registers
PWM1H,PWM1L	PWM1 data registers
DPCON	Data Pointer Control register
DPCON.7	data pointer auto-logout enable (0=disable)
DPCON.6	shadow data pointer mode control bits
DPCON.5	(1=shadow, 2=shadow, 3=shadow, 4=shadow, 5=shadow, 6=shadow, 7=shadow, 8=shadow, 9=shadow, 10=shadow, 11=shadow, 12=shadow, 13=shadow, 14=shadow, 15=shadow, 16=shadow, 17=shadow, 18=shadow, 19=shadow, 20=shadow, 21=shadow, 22=shadow, 23=shadow, 24=shadow, 25=shadow, 26=shadow, 27=shadow, 28=shadow, 29=shadow, 30=shadow, 31=shadow)
DPCON.4	main data pointer mode control bits
DPCON.3	(1=shadow, 2=shadow, 3=shadow, 4=shadow, 5=shadow, 6=shadow, 7=shadow, 8=shadow, 9=shadow, 10=shadow, 11=shadow, 12=shadow, 13=shadow, 14=shadow, 15=shadow, 16=shadow, 17=shadow, 18=shadow, 19=shadow, 20=shadow, 21=shadow, 22=shadow, 23=shadow, 24=shadow, 25=shadow, 26=shadow, 27=shadow, 28=shadow, 29=shadow, 30=shadow, 31=shadow)
DPCON.2	(1=shadow, 2=shadow, 3=shadow, 4=shadow, 5=shadow, 6=shadow, 7=shadow, 8=shadow, 9=shadow, 10=shadow, 11=shadow, 12=shadow, 13=shadow, 14=shadow, 15=shadow, 16=shadow, 17=shadow, 18=shadow, 19=shadow, 20=shadow, 21=shadow, 22=shadow, 23=shadow, 24=shadow, 25=shadow, 26=shadow, 27=shadow, 28=shadow, 29=shadow, 30=shadow, 31=shadow)
DPCON.1	(1=shadow, 2=shadow, 3=shadow, 4=shadow, 5=shadow, 6=shadow, 7=shadow, 8=shadow, 9=shadow, 10=shadow, 11=shadow, 12=shadow, 13=shadow, 14=shadow, 15=shadow, 16=shadow, 17=shadow, 18=shadow, 19=shadow, 20=shadow, 21=shadow, 22=shadow, 23=shadow, 24=shadow, 25=shadow, 26=shadow, 27=shadow, 28=shadow, 29=shadow, 30=shadow, 31=shadow)
DPCON.0	data pointer select (0=main, 1=shadow)
T3CON	Timer 3 Control register
T3CON.7	Timer 3 clock enable (0=disable)
T3CON.2	binary divide factor (DIV) (0=1, 1=2, 2=4, 3=8, 4=16, 5=32, 6=64, 7=128, 8=256, 9=512, 10=1024, 11=2048, 12=4096, 13=8192, 14=16384, 15=32768, 16=65536, 17=131072, 18=262144, 19=524288, 20=1048576, 21=2097152, 22=4194304, 23=8388608, 24=16777216, 25=33554432, 26=67108864, 27=134217728, 28=268435456, 29=536870912, 30=1073741824, 31=2147483648)
T3FD	Timer 3 Fractional Divider register
T3FD = (2-Fcore) / (baudrate 2 ²⁰) - 64	
CHIPID	Chip ID Register (6X hex = ADUC842)
CFG842	ADUC842 Configuration Register
CFG842.7	extended stack pointer enable (0=disable)
CFG842.6	PWM gain select (0=2, 1=3, 2=4, 3=5, 4=6, 5=7, 6=8, 7=9, 8=10, 9=11, 10=12, 11=13, 12=14, 13=15, 14=16, 15=17, 16=18, 17=19, 18=20, 19=21, 20=22, 21=23, 22=24, 23=25, 24=26, 25=27, 26=28, 27=29, 28=30, 29=31, 30=32, 31=33)
CFG842.5	DAC output buffer bypass (0=buffer enabled, 1=buffer disabled)
CFG842.4	internal XRAM select (0=internal clock)
CFG842.3	(this bit must contain 0)
CFG842.2	(this bit must contain 0)
CFG842.1	(this bit must contain 0)
CFG842.0	internal XRAM select (0=internal XRAM, 1=3, 2=3, 3=4, 4=5, 5=6, 6=7, 7=8, 8=9, 9=10, 10=11, 11=12, 12=13, 13=14, 14=15, 15=16, 16=17, 17=18, 18=19, 19=20, 20=21, 21=22, 22=23, 23=24, 24=25, 25=26, 26=27, 27=28, 28=29, 29=30, 30=31, 31=32)
WDCON	Watchdog Timer control register
WDCON.7	watchdog timer enable (0=disable)
WDCON.6	watchdog timer timeout (0=1, 1=2, 2=4, 3=8, 4=16, 5=32, 6=64, 7=128, 8=256, 9=512, 10=1024, 11=2048, 12=4096, 13=8192, 14=16384, 15=32768, 16=65536, 17=131072, 18=262144, 19=524288, 20=1048576, 21=2097152, 22=4194304, 23=8388608, 24=16777216, 25=33554432, 26=67108864, 27=134217728, 28=268435456, 29=536870912, 30=1073741824, 31=2147483648)
WDCON.5	80ms (immediate reset)
WDCON.4	WDCON.4 WDCON.3 WDCON.2 WDCON.1 WDCON.0
WDCON.3	watchdog timer interrupt response bit
WDCON.2	watchdog timer timeout (0=1, 1=2, 2=4, 3=8, 4=16, 5=32, 6=64, 7=128, 8=256, 9=512, 10=1024, 11=2048, 12=4096, 13=8192, 14=16384, 15=32768, 16=65536, 17=131072, 18=262144, 19=524288, 20=1048576, 21=2097152, 22=4194304, 23=8388608, 24=16777216, 25=33554432, 26=67108864, 27=134217728, 28=268435456, 29=536870912, 30=1073741824, 31=2147483648)
WDCON.1	watchdog timer interrupt response bit
WDCON.0	watchdog timer timeout (0=1, 1=2, 2=4, 3=8, 4=16, 5=32, 6=64, 7=128, 8=256, 9=512, 10=1024, 11=2048, 12=4096, 13=8192, 14=16384, 15=32768, 16=65536, 17=131072, 18=262144, 19=524288, 20=1048576, 21=2097152, 22=4194304, 23=8388608, 24=16777216, 25=33554432, 26=67108864, 27=134217728, 28=268435456, 29=536870912, 30=1073741824, 31=2147483648)
PSMCON	Power Supply Monitor control register
PSMCON.7	PSM status bit (1=normal, 0=fault)
PSMCON.6	PSM interrupt bit
PSMCON.5	PSM interrupt bit
PSMCON.4	PSM interrupt bit
PSMCON.3	PSM interrupt bit
PSMCON.2	PSM interrupt bit
PSMCON.1	PSM interrupt bit
PSMCON.0	PSM interrupt bit
SP	Stack Pointer
SPH	Stack Pointer High byte
IE	Interrupt Enable register #1
EA	enable interrupts (0=all interrupts disabled)
EADC	enable ADC1 (0=disable, 1=enable)
ET2	enable T2 (Timer2 overflow interrupt)
ERT1	enable RT1 (serial port interrupt)
ET1	enable T1 (Timer1 overflow interrupt)
EX1	enable IE1 (external interrupt 1)
ET0	enable T0 (Timer0 overflow interrupt)
EIE0	enable IE0 (external interrupt 0)
IEI2	Interrupt Enable/Priority register #2
IEI2.6	priority of T2 interrupt (time interval)
IEI2.5	priority of T2 interrupt (time interval)
IEI2.4	priority of ISPI interrupt (serial interface)
IEI2.3	(this bit must contain zero)
IEI2.2	priority of T2 interrupt (time interval)
IEI2.1	enable PSM (power supply monitor interrupt)
IEI2.0	enable ISPI interrupt (serial interface)
ISI	Interrupt Priority register
PSI	priority of ISPI/IC2 (serial interface interrupt)
PSI	priority of ADC1 (ADC1 interrupt)
PSI	priority of T2 (Timer2 overflow interrupt)
PSI	priority of RT1 (serial port interrupt)
PSI	priority of T1 (Timer1 overflow interrupt)
PSI	priority of IE1 (external interrupt 1)
PSI	priority of T0 (Timer0 overflow interrupt)
PSI	priority of IE0 (external interrupt 0)
TMOD	Timer Mode register
TMOD.3/7	gate control bit (0=ignore INTx)
TMOD.2/6	external clock enable (0=Timer1 used for TxD clock)
TMOD.1/5	timer mode select bits
TMOD.0/4	13bit, 16bit, 8bit