# **CPU Architecture**

LAB3 assignment

Digital System Design with VHDL
(Multi-cycle CPU design)
Hanan Ribo

09/06/2024

# Table of contents

1.	Aim of the Task:	3
2.	Assignment definition:	. 3
	Controller based system:	
	File based simulation of DUT:	
	Running Code Example:	
	Requirements:	
	Grading Policy	

### 1. Aim of the Task:

- System design using concurrent and sequential logic principles using advanced Simulation methods (based on material given in LAB1 and LAB2 tasks).
- Controller design based on methodology of Control and Datapath separation.
- Preparation for LAB4 task FPGA based design synthesis of a given design.
- Proper analysis and understanding of architecture design.
- Performing and understanding functional validation and verification of an architecture design.

### 2. Assignment definition:

In this task, you are required to design a controller-based processing machine as a Multi-cycle CPU in order to run a given program code. The preparation material for this lab has been learned in the prerequisites course "Central Processing Unit Architecture - theory" until lecture five and includes in addition to the self-leaning material given on a subjects of FSM methodology design and advanced functional verification.

#### 3. Controller based system:




Figure 1: Overall DUT structure





Figure 2: Datapath structure



**Figure 3: Instruction Formats** 

Instruction Format	Decimal value	OPC	Instruction	Explanation	N	Z	С
	0 0000	add ra,rb,rc	$R[ra] \le R[rb] + R[rc]$	*	*	*	
		0000	nop	$R[0] \le R[0] + R[0]$ (emulated instruction)	*	*	*
	1	0001	sub ra,rb,rc	$R[ra] \le R[rb] - R[rc]$	*	*	*
D. Truno	2	0010	and ra,rb,rc	$R[ra] \le R[rb]$ and $R[rc]$	*	*	-
R-Type	3	0011	or ra,rb,rc	R[ra]<=R[rb] or R[rc]	*	*	-
	4	0100	xor ra,rb,rc	R[ra]<=R[rb] xor R[rc]	*	*	-
	5	0101	unused				
	6	0110	unused				
	7	0111	jmp offset_addr	PC<=PC+1+offset_addr	-	-	-
	8	1000	jc /jhs offset_addr	If(Cflag==1) PC<=PC+1+offset_addr	-	-	-
J-Type	9	1001	jnc /jlo offset_addr	If(Cflag==0) PC<=PC+1+offset_addr	-	-	-
	10	1010	unused				
	11	1011	unused				
	12	1100	mov ra,imm	R[ra]<=imm	-	-	-
LTune	13	1101	ld ra,imm(rb)	$R[ra] \le M[imm+R[rb]]$	-	-	-
I-Type	14	1110	st ra,imm(rb)	$M[imm+R[rb]] \le R[ra]$	-	-	-
	15	1111	done	Signals the TB to read the DTCM content	-	-	-

Note: \* The status flag bit is affected , - The status flag bit is not affected

Table 1 : Multi-cycle CPU ISA

# Control Unit

Signals Legend: Control, Status, Data to/from Test bench




Figure 4: Control unit structure




Figure 5: Single Port RAM with an unregistered output (this structure used for Register File and Program Memory with a given VHDL code)





Figure 6: Single Port RAM with a registered output (this structure used for Data Memory with a given VHDL code)


• The given files that you must use in your project:



- ✓ You must use the listed above source files, you are required to fill them up yourself.
- ✓ You can add additional VHDL source code files.
- ✓ Other entities can be designed and modeled behaviorally, structurally, etc.

#### 4. File based simulation of DUT:

- As depicted in figure 1, in order to simulate the system DUT we use file based simulation.
- Two Input and one Output files structure (according the above given figure at clause 3):



### 5. Running Code Example:

```
data segment:
 2
     arr dc16 20,11,2,23,14,35,6,7,48,39,10,11,12,13
 3
     res ds16 1
 4
 5
     code segment:
 6
     1d r1,4(r0)
 7
     ld r2,5(r0)
 8
     mov r3,31
 9
     mov r4,1
                                                         Assembly
     mov r5,14
                                                            code
     and r1, r1, r3
11
12
     and r2, r2, r3
13
     sub r6, r2, r1
14
     jc 2
15
     add r6,r4,r0
16
     jmp 1
17
     add r6,r0,r0
18
     st r6,0(r5)
19
     done
20
     nop
21
     jmp -2
1
     int arr[14]={20,11,2,23,14,35,6,7,48,39,10,11,12,13}
 2
    int res;
 3
 4 □void main(){
 5
                                                         Equivalent
 6
        R[1] = arr[4] & 31;
 7
        R[2] = arr[5] & 31;
                                                           Pseudo
 8
                                                            code
 9
        if(R[2] >= R[1])
            res=0;
        else
11
12
            res=1;
13
14
        loop forever;
15
16
```

∐ ITCMinit.txt 区			
1	D104		
2	D205		
3	C31F		
4	C401		
5	C50E		
6	2113		
7	2223		
8	1621		
9	8002		
10	0640		
11	7001		
12	0600		
13	E650		
14	F000		
15	0000		
16	70FE		

DTCMinit.	bxt ⊠
1	0014
2	000B
3	0002
4	0017
5	000E
6	0023
7	0006
8	0007
9	0030
10	0027
11	000A
12	000B
13	000C
14	000D
15	0000

□ DTCMcont	ent.txt 🗵
-1	
1	0014
2	000B
3	0002
4	0017
5	000E
6	0023
7	0006
8	0007
9	0030
10	0027
11	000A
12	000B
13	000C
14	000D
15	0001

Updated values after program run

### 6. Requirements:

- 1. The design must be well commented.
- 2. Elaborated analysis and wave forms:
  - Remove irrelevant signals.
  - Zoom on regions of interest.
  - Draw clouds on the waveform with explanations of what is happening (Figure 4).
  - Change the waveform colors in ModelSim for clear documentation (Tools->Edit Preferences->Wave Windows).
- 3. A ZIP file in the form of **id1\_id2.zip** (where id1 and id2 are the identification number of the submitters, and id1 < id2) *must be upload to Moodle only by student with id1* (any of these rules violation disqualifies the task submission).
- 4. The **ZIP** file will contain (*only the exact next sub folders*):

Directory	Contains	Comments
DUT	Project VHDL files	Only VHDL files of DUT, excluding test bench
		Note: your project files must be well compiled
		without errors as a basic condition before
		<b>submission</b>
TB	VHDL files that are used for test bench	One <b>tb.vhd</b> for the Datapath
		One <b>tb.vhd</b> for the Control unit
		One <b>tb.vhd</b> for the overall DUT
SIM	ModelSim DO files (wave, list)	One <b>tb.vhd</b> for the Datapath
		One <b>tb.vhd</b> for the Control unit
		One <b>tb.vhd</b> for the overall DUT (with Datatpath and
Dog	<b>D</b> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Control unit signals included)
DOC	Project documentation	• readme.txt (list of the DUT *.vhd files with their
		brief functional description)
		• <i>pre3.pdf</i> (report file that includes brief
		explanation of the top module with its wave
		diagrams as shown in figure 4)
		• designGraph.pdf (elaborated FSM graph of your
		DUT)

**Table 2: Directory Structure** 




Figure 4: Clouds over the waveform example

### 7. Grading Policy

Weight	Task	Description
10%	Documentation	The "clear" way in which you presented the requirements and the analysis and conclusions on the work you've done
90%	Analysis and Test	The correct analysis of the system (under the LAB3 SEAT requirements)

**Table 3: Grading** 

Under the above policies you'll be also evaluated using common sense:

- Your files will be compiled and checked, the system must work.
- Your design and architecture must be intelligent, minimal, effective and well organized.