

Choice of circuits



Transistor Sizing



Layout
Technology File



Layout Design

Schematic

Symbol

Layout

Virtuoso Cadence

Layout

Validation

DRC

LVS

Behaviour



Process Variability
Insertion

Hspice Synopsys

Netlist

Parasitic
Extraction

Calibre Mentor

