

Proiect MIPS 32

Pipeline

Nume Student: Barna Ioana Melisa

Grupa: 30225

CUPRINS

1. Tabelul register MIPS32 Pipeline
2. Tabel diagrama PipelineMIPS32
3. Cod fara hazarduri
4. Functionalitate proiect
5. Schema procesor Pipeline

1. Tabelul register MIPS32 Pipeline

a. Configurare registre MIPS32 Pipeline – varianta 1

[illegible]

b. Configurare registre MIPS32 Pipeline – varianta 2

[illegible]

2. Tabel diagrama PipelineMIPS32

a. Varianta program cu hazarduri

Adr.	Instr./Ciclu	C1	C2	C3	C4	C5	C6	C5	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20
0	lw \$1, n	IF	ID	EX	MEM	WB															
1	addi \$2, \$0, 0		IF	ID(\$0)	EX	MEM	WB(\$2)														
2	addi \$3, \$0, 0			IF	ID(\$0)	EX	MEM	WB(\$3)													
3	addi \$4, \$0, 0				IF	ID(\$0)	EX	MEM	WB(\$4)												
4	sll \$5, \$4, 2					IF	ID(\$4)	EX	MEM	WB(\$5)											
5	lw \$6, A, addr(\$5)						IF	ID(\$5)	EX	MEM	WB(\$6)										
6	and \$7, \$6, 1							IF	ID(\$6)	EX	MEM	WB(\$7)									
7	beq \$7, \$0, is_even								IF	ID(\$0)	EX	MEM	WB(\$7)								
8	add \$3, \$3, \$6									IF	ID(\$3)	EX	MEM	WB(\$3)							
9	j continue_loop										IF	ID(C)	EX	MEM	WB						
10	add \$2, \$2, \$6											IF	ID(\$2)	EX	MEM	WB(\$2)					
11	addi \$4, \$4, 1												IF	ID(\$4)	EX	MEM	WB(\$4)				
12	add \$8, \$4, \$1													IF	ID(\$4)	EX	MEM	WB(\$8)			
13	bne \$8, \$0, loop														IF	ID(\$0)	EX	MEM	WB(\$8)		
14	sw \$2, suma_pare															IF	ID(\$0)	EX	MEM	WB	
15	sw \$3, suma_impare																IF	ID(\$3)	EX	MEM	WB

b. Varianta program fara hazarduri

Adr.	Instr./Ciclu	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23	C24	C25	C26	C27	C28	C29	C30
0	lw \$1, n	IF	ID	EX	MEM	WB																									
1	addi \$2, \$0, 0		IF	ID	EX	MEM	WB																								
2	addi \$3, \$0, 0			IF	ID	EX	MEM	WB																							
3	addi \$4, \$0, 0				IF	ID	EX	MEM	WB																						
4	sll \$5, \$4, 2				ID	EX	MEM	WB																							
5	NoOp					IF	ID	EX	MEM	WB																					
6	lw \$6, A_addr(\$5)						IF	ID	EX	MEM	WB																				
7	NoOp							IF	ID	EX	MEM	WB																			
8	and \$7, \$6, 1								IF	ID	EX	MEM	WB																		
9	beq \$7, \$0, is_even									IF	ID	EX	MEM	WB																	
10	NoOp										ID	EX	MEM	WB																	
11	NoOp											ID	EX	MEM	WB																
12	NoOp												ID	EX	MEM	WB															
13	addi \$3, \$3, \$6												ID	EX	MEM	WB															
14	j continue_loop													ID	EX	MEM	WB														
15	NoOp														ID	EX	MEM	WB													
16	addi \$2, \$2, \$6															ID	EX	MEM	WB												
17	addi \$4, \$4, 1																ID	EX	MEM	WB											
18	NoOp																	ID	EX	MEM	WB										
19	add \$8, \$4, \$1																		ID	EX	MEM	WB									
20	bne \$8, \$0, loop																			ID	EX	MEM	WB								
21	NoOp																				ID	EX	MEM	WB							
22	NoOp																					ID	EX	MEM	WB						
23	NoOp																						ID	EX	MEM	WB					
24	sw \$2, suma_pare																							ID	EX	MEM	WB				
25	sw \$3, suma_impere																								ID	EX	MEM	WB			

3. Cod fara hazarduri

lw \$1, n

addi \$2, \$0, 0

addi \$3, \$0, 0

addi \$4, \$0, 0

loop:

sll \$5, \$4, 2

lw \$6, A_addr(\$5)

NOOP

and \$7, \$6, 1

beq \$7, \$0, is_even

NoOp

NoOp

NoOp

add \$3, \$3, \$6

j continue_loop

NoOp

is_even:

add \$2, \$2, \$6

continue_loop:

addi \$4, \$4, 1

NoOp

add \$8, \$4, \$1

bne \$8, \$0, loop

NoOp

NoOp

NoOp

end_loop:

sw \$2, suma_pare

sw \$3, suma_impere

4. Functionalitate proiect

->codul nu a fost testat pe placuta;

->codul nu prezenta erori de sintaxa;

-> a fost generat cu success: Synthesis, Implementation, Bitstream;

->codul prezinta schimbari pe partea de MIPS32 fata de varianta incarcata pe teams la assignment;

5. Schema procesor Pipeline

