EGRE 365

Homework #1

Due: 09/18/17




Figure 1 – Figure one contains question 1's K-Maps and their corresponding output function.

```
entity homework1 is
    port(A, B, C, D : in bit;
3
             F1: out bit);
4
     end homework1;
5
     architecture simple of homework1 is
6
7
    □ begin
8
        F1 <= (A AND B AND C AND D) OR ((NOT A) AND (NOT B) AND (NOT C) AND (NOT D));
     end simple;
9
10
```

Figure 2 – Figure 2 contains the code for the F1's VHDL Model.

```
F entity hw1A testbench is
      end hw1A testbench;
     architecture behavior of hwlA_testbench is
 5
      signal input : bit_vector (0 to 3);
      signal output: bit;
    □ begin
10
    stimulus : process
11
12
               input <= "0000" after 100 ns,
13
14
                         "0001" after 200 ns,
                         "0010" after 300 ns,
"0011" after 400 ns,
15
16
                         "0100" after 500 ns.
17
                         "0101" after 600 ns,
18
19
                         "0110" after 700 ns,
"0111" after 800 ns,
20
21
                         "1000" after 900 ns,
                         "1001" after 1000 ns,
22
                         "1010" after 1100 ns,
"1011" after 1200 ns,
23
24
                         "1100" after 1300 ns,
25
                         "1101" after 1400 ns,
26
                         "1110" after 1500 ns,
"1111" after 1600 ns;
27
28
29
30
              wait;
             end process stimulus;
31
32
33
                  DUT: entity work.homework1(simple)
 34
                        port map (A => input(0),
35
                                  B => input(1),
                                  C => input(2),
36
                                  D => input(3),
37
38
                                  F1 => output);
39
                 monitor : process
40
     白
41
                  begin
42
                     wait;
43
                  end process monitor;
44 end behavior;
```

Figure 3 – Figure 3 contains the code for F1's Testbench.




Figure 4 – Figure 4 contains the simulation result from F1's testbench.

```
port (A, B, (
         port (A, B, C, D: in bit;
 2
 3
                F2: out bit);
     end hw1_A;
 4
 5
       architecture simple of hwl A is
     - begin
            F2 <= (A AND B AND (NOT C) AND (NOT D))
 8
                   OR ((NOT A) AND B AND (NOT C) AND D)
9
                   OR (A AND (NOT B) AND (NOT C) AND D)
10
                   OR ((NOT A) AND (NOT B) AND C AND D)
                   OR ((NOT A) AND B AND C AND (NOT D))
11
                   OR (A AND (NOT B) AND C AND (NOT D));
12
       end simple;
13
```

Figure 5 – Figure 5 contains the code for F2's VHDL Model

```
mentity hw1B_testbench is
       end hw1B_testbench;
 3
 4
     marchitecture behavior of hwlB testbench is
 5
 6
       signal input : bit_vector (0 to 3);
      signal output: bit;
 8
 9
     □ begin
10
     d stimulus : process
11
12
13
                 input <= "0000" after 100 ns,
                           "0001" after 200 ns,
14
                           "0010" after 300 ns,
15
                           "0011" after 400 ns, 
"0100" after 500 ns,
16
17
                           "0101" after 600 ns,
18
                           "0110" after 700 ns, "0111" after 800 ns,
19
20
                           "1000" after 900 ns,
21
                           "1001" after 1000 ns,
"1010" after 1100 ns,
22
23
                           "1011" after 1200 ns,
24
25
                           "1100" after 1300 ns,
                           "1101" after 1400 ns,
26
                           "1110" after 1500 ns,
27
28
                           "1111" after 1600 ns;
29
30
                wait:
31
               end process stimulus;
32
               DUT: entity work.hwl_A(simple)
34
                    port map (A => input(0),
35
                              B => input(1),
36
                              C => input(2),
37
                              D => input(3),
38
                              F2 => output);
39
     白
40
               monitor : process
41
               begin
42
                  wait;
43
               end process monitor;
44 end behavior;
```

Figure 6 – Figure 6 contains F2's VHDL Testbench code.




Figure 7 – Figure 7 contains the simulation result for F2's VHDL Testbench.

Figure 8 – Figure 8 contains F3's VHDL Model code.

```
pentity hw1C_testbench is
      end hw1C_testbench;
 3
 4
     Farchitecture behavior of hw1C_testbench is
      signal input : bit vector (0 to 3);
       signal output: bit;
8
9
    - begin
10
11 🛱 stimulus : process
12
         begin
13
               input <= "0000" after 100 ns,
                        "0001" after 200 ns,
14
                        "0010" after 300 ns,
15
                        "0011" after 400 ns,
16
17
                        "0100" after 500 ns,
18
                        "0101" after 600 ns,
19
                        "0110" after 700 ns,
20
                        "0111" after 800 ns, 
"1000" after 900 ns,
21
                        "1001" after 1000 ns,
22
23
                        "1010" after 1100 ns,
24
                        "1011" after 1200 ns,
                        "1100" after 1300 ns,
25
26
                        "1101" after 1400 ns,
27
                        "1110" after 1500 ns,
                        "1111" after 1600 ns;
28
29
30
              wait:
31
             end process stimulus;
32
33
     DUT: entity work.hwl B(simple)
                     port map (A => input (0),
34
     白
35
                               B => input(1),
36
                               C => input(2),
37
                               D => input(3),
38
                               F3 => output);
39
40
               monitor : process
41
                begin
42
                   wait;
43
                end process monitor;
44
      end behavior;
```

Figure 9 – Figure 9 contains the F3's VHDL Testbench Model code.




Figure 10 – Figure 10 contains the simulation result for F3's VHDL Testbench.

Figure 11 – Figure 11 contains the code for F4's VHDL model.

```
mentity hwlD testbench is
      end hw1D_testbench;
 3
 4
     architecture behavior of hwlD_testbench is
 5
 6
      signal input : bit vector (0 to 3);
 7
      signal output: bit;
 8
9
    - begin
10
11 🛱 stimulus : process
12
        begin
13
             input <= "0000" after 100 ns,
                       "0001" after 200 ns,
14
                        "0010" after 300 ns,
15
                        "0011" after 400 ns,
16
                        "0100" after 500 ns,
17
                        "0101" after 600 ns,
18
19
                        "0110" after 700 ns.
20
                        "0111" after 800 ns,
                        "1000" after 900 ns,
21
22
                        "1001" after 1000 ns,
23
                        "1010" after 1100 ns,
24
                        "1011" after 1200 ns,
25
                        "1100" after 1300 ns,
                       "1101" after 1400 ns,
"1110" after 1500 ns,
26
27
                        "1111" after 1600 ns;
28
29
30
             wait;
31
            end process stimulus;
32
33
              DUT: entity work.hw1_C(simple)
34
                    port map (A => input (0),
35
                              B => input(1),
36
                              C => input(2),
37
                              D => input (3),
38
                              F4 => output);
39
40
              monitor : process
41
               begin
42
                  wait:
43
               end process monitor;
44 end behavior;
```

Figure 12 – Figure 12 contains F4's VHDL Testbench Model code.




Figure 13 – Figure 13 contains the simulation result for F4's VHDL Testbench.

```
E entity two to one mux is
 2
    port(a, b, sel: in bit;
 3
            y: out bit);
 4
    end two_to_one_mux;
 5
    architecture simple of two_to_one_mux is
 6
 7
    □ begin
 8
 9
        process(a,b, sel)
     begin
10
    阜
        if (sel <= '0') then
11
12
             y \ll a;
13 白
        else
14
              y <= b;
     end 11,
end process;
15
16
17
```

Figure 14 – Figure 14 contains the 2-to-1 Mux's VHDL Model code.

```
pentity two_to_one_mux_test is
 2
      end two_to_one_mux_test;
 3
 4
    architecture behavior of two_to_one_mux_test is
 5
 6
      signal input : bit_vector (0 to 2);
     L signal output: bit;
 8
    □ begin
 9
10
    🛱 stimulus : process
11
        begin
               input <= "000" after 100 ns,
12
                        "001" after 200 ns,
13
                        "010" after 300 ns,
14
                        "011" after 400 ns,
15
16
                        "100" after 500 ns,
17
                        "101" after 600 ns,
18
                        "110" after 700 ns,
19
                        "111" after 800 ns;
20
21
              wait;
22
            end process stimulus;
23
24
               DUT: entity work.two_to_one_mux(simple)
25
                    port map(a => input(0),
26
                            b => input(1),
27
                             sel => input(2),
28
                             y => output);
29
30
31
       end behavior;
```

Figure 15 - Figure 15 contains the 2-to-1 Mux's VHDL Testbench Model code.




Figure 16 – Figure 16 shows the simulation result for the 2-to-1 Mux's Testbench.