```
1
     -- Programmed by: Luis Barquero
 2
     --Purpose: Testbench will simulate the T-Bird light example, except there is the
     inclusion of the brakes
 3
        -- The different states will be: Idle, Left Turn(no brakes), Right Turn(no brakes),
        Hazards, Left Turn (with brakes),
 4
                                         Right Turn (with brakes).
 5
 6
     library ieee;
7
     use ieee.std logic 1164.all;
8
9
     entity third testbench is
10
     end tbird testbench;
11
12
     architecture behavior of third testbench is
13
14
       signal clk sig : std logic := '0';
15
       signal rst_sig : std_logic := '0';
16
       signal left sig,right sig,haz sig,brakes sig : std logic;
17
       constant Tperiod : time := 10 ns;
18
19
      begin
20
21
         process(clk_sig)
22
           begin
23
             clk sig <= not clk sig after Tperiod/2;</pre>
24
         end process;
25
26
       rst sig <= '0', '1' after 2 ns, '0' after 4 ns;
                                                              --Reset Signal
27
28
     --Left will be on from 20 to 60 ns(no brake), then it will be on from 140-240 (with
    brakes from 160-220).
29
30
       left sig <= '0', '1' after 20 ns, '0' after 60 ns, '1' after 140 ns, '0' after 240 ns;
31
32
33
     --Right will be on from 60 to 100 ns(no brake), then it will be on from 240-340 (with
     brakes from 260-320).
34
35
       right sig <= '0', '1' after 60 ns, '0' after 100 ns, '1' after 240 ns, '0' after 340
       ns ;
36
37
38
     --Hazard will be on from 100 to 140 ns.
39
40
      haz sig <= '0', '1' after 100 ns, '0' after 140 ns;
41
42
43
     --Brakes will be on from 160 to 220 ns(for left turn with brakes), then it will be on
     from 260-320 (for right turn with brakes).
44
45
       brakes sig <= '0', '1' after 160 ns, '0' after 220 ns, '1' after 260 ns, '0' after
       320 ns;
46
47
48
         -- this is the component instantiation for the
49
         -- DUT - the device we are testing
50
         DUT : entity work.tbird lc(behavior)
51
           port map(clk => clk sig, rst => rst sig,
52
                    left => left sig, right => right sig,
53
                    haz => haz sig, brakes => brakes sig);
54
55
56
     end behavior;
```