

EGRE 365 Homework #1

Luis Barquero

- 1) $F_1(A, B, C, D) = '1'$ if and only if all inputs (A, B, C, D) are '1' or all inputs are '0'.

CD \ AB	00	01	11	10
00	1	0	0	0
01	0	0	0	0
11	0	0	1	0
10	0	0	0	1

$$F_1 = ABCD + A'B'C'D'$$

- 2) $F_2(A, B, C, D) = '1'$ if and only if two of inputs = '1'.

CD \ AB	00	01	11	10
00	0	0	1	0
01	0	1	0	1
11	1	0	0	0
10	0	1	0	1

$$F_2 = ABC'D' + A'BC'D + ABC'D + A'B'CD + A'BCD' + AB'CD'$$

- 3) $F_3(A, B, C, D) = '1'$ if and only if the number of inputs that = '1' is odd.

CD \ AB	00	01	11	10
00	0	1	0	1
01	1	0	1	0
11	0	1	0	1
10	1	0	1	0

$$F_3 = A'BC'D' + AB'C'D' + A'BC'D + ABC'D + A'BCD + AB'CD + A'B'CD' + ABCD'$$

- 4) $F_4(A, B, C, D) = \sum m(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$

CD \ AB	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$F_4 = C' + A'D' + BD'$$

Figure 1 – Figure one contains question 1's K-Maps and their corresponding output function.

```

1  entity homework1 is
2      port(A, B, C, D : in bit;
3           F1: out bit);
4
5  end homework1;
6  architecture simple of homework1 is
7  begin
8      F1 <= (A AND B AND C AND D) OR ((NOT A) AND (NOT B) AND (NOT C) AND (NOT D));
9  end simple;
10

```

Figure 2 – Figure 2 contains the code for the F1's VHDL Model.

```

1  entity hw1A_testbench is
2  end hw1A_testbench;
3
4  architecture behavior of hw1A_testbench is
5
6      signal input : bit_vector (0 to 3);
7      signal output: bit;
8
9  begin
10
11      stimulus : process
12      begin
13          input <= "0000" after 100 ns,
14                  "0001" after 200 ns,
15                  "0010" after 300 ns,
16                  "0011" after 400 ns,
17                  "0100" after 500 ns,
18                  "0101" after 600 ns,
19                  "0110" after 700 ns,
20                  "0111" after 800 ns,
21                  "1000" after 900 ns,
22                  "1001" after 1000 ns,
23                  "1010" after 1100 ns,
24                  "1011" after 1200 ns,
25                  "1100" after 1300 ns,
26                  "1101" after 1400 ns,
27                  "1110" after 1500 ns,
28                  "1111" after 1600 ns;
29
30          wait;
31      end process stimulus;
32
33      DUT: entity work.homework1(simple)
34      port map(A => input(0),
35              B => input(1),
36              C => input(2),
37              D => input(3),
38              F1 => output);
39
40      monitor : process
41      begin
42          wait;
43      end process monitor;
44  end behavior;

```

Figure 3 – Figure 3 contains the code for F1's Testbench.




Figure 4 – Figure 4 contains the simulation result from F1's testbench.

```

1  entity hw1_A is
2  port (A, B, C, D: in bit;
3        F2: out bit);
4  end hw1_A;
5  architecture simple of hw1_A is
6  begin
7      F2 <= (A AND B AND (NOT C) AND (NOT D))
8            OR ((NOT A) AND B AND (NOT C) AND D)
9            OR (A AND (NOT B) AND (NOT C) AND D)
10           OR ((NOT A) AND (NOT B) AND C AND D)
11           OR ((NOT A) AND B AND C AND (NOT D))
12           OR (A AND (NOT B) AND C AND (NOT D));
13  end simple;

```

Figure 5 – Figure 5 contains the code for F2's VHDL Model

```

1  entity hw1B_testbench is
2  end hw1B_testbench;
3
4  architecture behavior of hw1B_testbench is
5
6  signal input : bit_vector (0 to 3);
7  signal output: bit;
8
9  begin
10
11  stimulus : process
12  begin
13      input <= "0000" after 100 ns,
14              "0001" after 200 ns,
15              "0010" after 300 ns,
16              "0011" after 400 ns,
17              "0100" after 500 ns,
18              "0101" after 600 ns,
19              "0110" after 700 ns,
20              "0111" after 800 ns,
21              "1000" after 900 ns,
22              "1001" after 1000 ns,
23              "1010" after 1100 ns,
24              "1011" after 1200 ns,
25              "1100" after 1300 ns,
26              "1101" after 1400 ns,
27              "1110" after 1500 ns,
28              "1111" after 1600 ns;
29
30      wait;
31  end process stimulus;
32
33
34  DUT: entity work.hw1_A(simple)
35  port map(A => input(0),
36           B => input(1),
37           C => input(2),
38           D => input(3),
39           F2 => output);
40
41  monitor : process
42  begin
43      wait;
44  end process monitor;
45  end behavior;

```

Figure 6 – Figure 6 contains F2's VHDL Testbench code.




Figure 7 – Figure 7 contains the simulation result for F2's VHDL Testbench.

```

1  entity hw1_B is
2      port (A, B, C, D: in bit;
3            F3: out bit);
4  end hw1_B;
5  architecture simple of hw1_B is
6  begin
7      F3 <= ((NOT A) AND B AND (NOT C) AND (NOT D)) OR (A AND (NOT B) AND (NOT C) AND (NOT D))
8            OR ((NOT A) AND (NOT B) AND (NOT C) AND D) OR (A AND B AND (NOT C) AND D)
9            OR ((NOT A) AND B AND C AND D) OR (A AND (NOT B) AND C AND D)
10           OR ((NOT A) AND (NOT B) AND C AND (NOT D)) OR (A AND B AND C AND (NOT D));
11 end simple;

```

Figure 8 – Figure 8 contains F3's VHDL Model code.

```

1  entity hw1C_testbench is
2  end hw1C_testbench;
3
4  architecture behavior of hw1C_testbench is
5
6      signal input : bit_vector (0 to 3);
7      signal output: bit;
8
9  begin
10
11      stimulus : process
12      begin
13          input <= "0000" after 100 ns,
14                  "0001" after 200 ns,
15                  "0010" after 300 ns,
16                  "0011" after 400 ns,
17                  "0100" after 500 ns,
18                  "0101" after 600 ns,
19                  "0110" after 700 ns,
20                  "0111" after 800 ns,
21                  "1000" after 900 ns,
22                  "1001" after 1000 ns,
23                  "1010" after 1100 ns,
24                  "1011" after 1200 ns,
25                  "1100" after 1300 ns,
26                  "1101" after 1400 ns,
27                  "1110" after 1500 ns,
28                  "1111" after 1600 ns;
29
30          wait;
31      end process stimulus;
32
33      DUT: entity work.hw1_B(simple)
34      port map(A => input(0),
35              B => input(1),
36              C => input(2),
37              D => input(3),
38              F3 => output);
39
40      monitor : process
41      begin
42          wait;
43      end process monitor;
44  end behavior;

```

Figure 9 – Figure 9 contains the F3's VHDL Testbench Model code.




Figure 10 – Figure 10 contains the simulation result for F3's VHDL Testbench.

```

1  entity hw1_C is
2      port (A,B,C,D: in bit;
3            F4: out bit);
4  end hw1_C;
5  architecture simple of hw1_C is
6  begin
7      F4 <= (NOT C) OR ((NOT A) AND (NOT D)) OR (B AND (NOT D));
8  end simple;

```

Figure 11 – Figure 11 contains the code for F4's VHDL model.

```

1  entity hw1D_testbench is
2  end hw1D_testbench;
3
4  architecture behavior of hw1D_testbench is
5
6      signal input : bit_vector (0 to 3);
7      signal output: bit;
8
9  begin
10
11  stimulus : process
12      begin
13          input <= "0000" after 100 ns,
14                  "0001" after 200 ns,
15                  "0010" after 300 ns,
16                  "0011" after 400 ns,
17                  "0100" after 500 ns,
18                  "0101" after 600 ns,
19                  "0110" after 700 ns,
20                  "0111" after 800 ns,
21                  "1000" after 900 ns,
22                  "1001" after 1000 ns,
23                  "1010" after 1100 ns,
24                  "1011" after 1200 ns,
25                  "1100" after 1300 ns,
26                  "1101" after 1400 ns,
27                  "1110" after 1500 ns,
28                  "1111" after 1600 ns;
29
30          wait;
31      end process stimulus;
32

```

```

33  DUT: entity work.hw1_C(simple)
34      port map(A => input(0),
35              B => input(1),
36              C => input(2),
37              D => input(3),
38              F4 => output);
39
40  monitor : process
41      begin
42          wait;
43      end process monitor;
44  end behavior;

```

Figure 12 – Figure 12 contains F4's VHDL Testbench Model code.



Figure 13 – Figure 13 contains the simulation result for F4's VHDL Testbench.

```

1  entity two_to_one_mux is
2      port(a, b, sel: in bit;
3           y: out bit);
4
5  end two_to_one_mux;
6  architecture simple of two_to_one_mux
7      is
8      begin
9          process(a,b, sel)
10         begin
11             if (sel <= '0') then
12                 y <= a;
13             else
14                 y <= b;
15             end if;
16         end process;
17     end simple;

```

Figure 14 – Figure 14 contains the 2-to-1 Mux's VHDL Model code.

```

1  entity two_to_one_mux_test is
2      end two_to_one_mux_test;
3
4  architecture behavior of two_to_one_mux_test is
5
6      signal input : bit_vector (0 to 2);
7      signal output: bit;
8      begin
9
10     stimulus : process
11     begin
12         input <= "000" after 100 ns,
13                "001" after 200 ns,
14                "010" after 300 ns,
15                "011" after 400 ns,
16                "100" after 500 ns,
17                "101" after 600 ns,
18                "110" after 700 ns,
19                "111" after 800 ns;
20
21         wait;
22     end process stimulus;
23
24     DUT: entity work.two_to_one_mux(simple)
25     port map(a => input(0),
26             b => input(1),
27             sel => input(2),
28             y => output);
29
30
31 end behavior;

```

Figure 15 – Figure 15 contains the 2-to-1 Mux's VHDL Testbench Model code.




Figure 16 – Figure 16 shows the simulation result for the 2-to-1 Mux's Testbench.