# **Software Specifications & Design Document**

Assignment 2, EMBSYS110 , Spring 2015

Chad Bartlett, cbartlet@uw.edu

1. **Introduction**  
   1. Project Overview  
      The purpose of this project is create a periodic hardware timer that implements a contex switch within the timer ISR. The application created for this project takes no inputs, but does output serial debug information. In addition, LEDs are toggled to indicate the state of the running application. Threads are executed forever using a preemptive, round-robin schedule. The first two threads manipulate the globally shared variable and the third thread monitors the shared variable for errors. If an error occurs, a message is output through the serial-port and the LEDs enter an error pattern state.
   2. Project Scope  
      The project scope is limited to the assigned tasks listed in Reference 1.4.1.
   3. Document Preview  
      Section 2 describes the system architecture and requirements. Section 3 explains the detailed design. Section 3.4 describes the test plan. Finally, Sections 3.9 and 3.7 elaborates on the serial output and LED illumination patterns. Section 3.8 discusses the hardware timer configuration.
   4. References
      1. **UW Tiny Kernel – Assignment 2, A2/CP110**
2. **Architectural Design**  
   1. Section Overview  
      The purpose of the section is to provide a high-level description of the application created for this project.
   2. Block Diagram

The system is composed of the components listed in Figure 1.




Figure 1: System block diagram.

* 1. System Requirements  
     The system requirements are listed in the following Tables.These requirements are specifically called out in Reference 1.4.1 with the exception of Table 6: Testing Requirements. *The key words "MUST", "MUST NOT", "REQUIRED", "SHALL", "SHALL NOT", "SHOULD", "SHOULD NOT", "RECOMMENDED", "MAY", and "OPTIONAL" in this document are to be interpreted as described in* [*RFC 2119*](http://www.faqs.org/rfcs/rfc2119.html)*.*

Table 1: Thread Requirements

|  |  |
| --- | --- |
| SRS\_THD\_001 | The thread queue *must* hold a minimum of four threads. |
| SRS\_THD\_002 | One thread *must* be called *idle.* |
| SRS\_THD\_003 | The idle thread *should* be the first thread in the thread queue. |
| SRS\_THD\_004 | The threads *must* be executed forever using a round-robin schedule. |
| SRS\_THD\_005 | Each thread *must* support data sharing. |
| SRS\_THD\_006 | Each thread *must* respond to events generated by other threads. |
| SRS\_THD\_007 | Each thread *must* contain an entry function. The entry function is the function called from the scheduler. |
| SRS\_THD\_008 | Each thread entry function *should* have a unique name. |
| SRS\_THD\_009 | The idle thread entry function *should* be called *idleEntry().* |
| SRS\_THD\_010 | Each thread entry function *must* have the following signature:  *uint32\_t functionName(void\* data)*  (Where a return code of 0 means success otherwise an error code.) |
| SRS\_THD\_011 | A hardware timer *must* be implemented that interrupts every 2-milliseconds. |
| SRS\_THD\_012 | A contex switch to the next task in the READY state *must* occur within the hardware timer interrupt described in SRS\_THD\_011. |
| SRS\_THD\_013 | All threads *must* operate in an infinite loop. |

Table 2: Data Requirements

|  |  |
| --- | --- |
| SRS\_DAT\_001 | A structure, *thread\_t*, *must* be defined with the following fields:  {  UID // unique identification number  NAME // fixed 12-character string  PRIORITY // thread priority level  STATE // thread state; Ex. INITIAL, ACTIVE, READY, BLOCKED  PTR // function pointer to thread entry  } |
| SRS\_DAT\_002 | A method *must* be defined to output the fields from the structure defined in SRS\_DAT\_001. |
| SRS\_DAT\_003 | A structure, *globalData\_t*, *must* be defined with the following fields:  {  GUARD // An access guard for this structure  INC // A counter incremented within the guard in each thread  T1 // The number of times thread 1 has been entered  T2 // The number of times thread 1 has been entered  } |
| SRS\_DAT\_004 | A structure *should* be created that contains, for example, the ID of the currently running thread. This structure would be used by the kernel as opposed to other threads. |
| SRS\_DAT\_005 | All structures and variables *should* be defined globally. |

Table 3: Communication Requirements

|  |  |
| --- | --- |
| SRS\_COM\_001 | Serial output *must* be enabled to provide feedback during run-time. |

Table 4: Run-time Requirements

|  |  |
| --- | --- |
| SRS\_RUN\_001 | An application running 3 threads *must* be created as described in Reference 1.4.1, under Section *Design Requirements*. |
| SRS\_RUN\_002 | If an error occurs, the error *should* be recorded and reported. |
| SRS\_RUN\_003 | Serial output *should* be generated throughout the board initialization code to indicate progress. |
| SRS\_RUN\_004 | A hardware timer *should* be implemented to provide a system tick for the application running at 1000 Hz. |
| SRS\_RUN\_005 | All thread state changes *must* be printed. |
| SRS\_RUN\_006 | At the completion of the ‘idle’ thread, the state of the shared variable described in SRS\_DAT\_003 *must* be printed. |
| SRS\_RUN\_007 | The CPU % utilization time taken for handling the timer interrupt and carrying out a contex switch *must* be determined. See SRS\_THD\_011 and SRS\_THD\_012. |

Table 5: Documentation Requirements

|  |  |
| --- | --- |
| SRS\_DOC\_001 | All source code *should* be documented using Doxygen with the following keywords where appropriate:   * File comment block: @file, @brief, @author, @date * Function comment block: @brief, @param, @return * Inline code using: ‘/\*\*< *description* \*/’ or ‘//!< *description*’ |

Table 6: Testing Requirements

|  |  |
| --- | --- |
| SRS\_TST\_001 | All APIs *must* be verified for conformity to the specifications. |
| SRS\_TST\_002 | The state of the shared variable defined in SRS\_DAT\_003 *must* be monitored during run-time to verify the counter variable remains < 3. |
| SRS\_TST\_003 | The system tick frequency defined in SRS\_RUN\_004 *must* be verified using an external tool (e.g. oscilloscope, DMM, logic analyzer, etc). |
| SRS\_TST\_004 | The board initialization execution time *must* be measured and recorded. |
| SRS\_TST\_005 | The execution time of all threads *must* be measured and recorded. |

1. **Detailed Design**  
   1. Section Overview  
      This section describes the build environment, scheduler, test plan, thread queue, error handling, serial output and LED illumination patterns. Refer to Appendix Section 4.1 for class diagrams of this application.
   2. Build Environment

A virtual machine (VM) has been created using [VirtualBox](https://virtualbox.org/wiki/Downloads) for use as the build environment for this project. The VM guest OS is [Lubuntu 14.04](http://www.cdimage.ubuntu.com/lubuntu/releases/14.04/release/). The target application is built using the [GNU ARM Embedded Toolchain](https://launchpad.net/~terry.guo/+archive/ubuntu/gcc-arm-embedded). A STMicroelectronics [STM32VLDiscovery](http://www.st.com/web/en/catalog/tools/FM116/SC959/SS1532/PF250863?sc=stm32-discovery) discovery kit with the STM32F100RB MCU is used as the target hardware. The project is under version control using Git with a repository on GitHub. The source code can be viewed on GitHub [here](https://github.com/bartsblues/EmbSys110_cbartlett) or the repository cloned from the following address:

* <https://github.com/bartsblues/EmbSys110_cbartlett.git>

The project directory structure is as follows.

App/ -

|- OS.cpp

|- OS.h

|- Threads.cpp

|- Threads.h

|- main.cpp

|- mini\_cpp.cpp

|- no\_heap.cpp

Bin/ -

|- Assignment1\_cbartlett.hex

|- Assignment1\_cbartlett.bin

Bsp/ -

|- Bsp.cpp

|- Bsp.h

|- Interrupts.cpp

|- startup\_stm32f10x.cpp

|- stm32f100.ld

|- stm32f10x\_conf.h

Doc/ -

|- Assignment1\_Design\_cbartlett.doc

|- Assignment1\_Design\_cbartlett.pdf

Lib/ -

|- CriticalSection.cpp

|- CriticalSection.h

|- DTimer.cpp

|- DTimer.h

|- DUart.cpp

|- DUart.h

|- IDUart.cpp

|- IDUart.h

Tests/ -

|- stubs/ -

|- StubBsp.cpp

|- StubDUart.cpp

|- Makefile

|- RunAllTests.cpp

|- TestCriticalSectionAPI.cpp

|- TestIUart.cpp

|- TestOS.cpp

|- TestTemplate.cpp

./ -

|- .ddd\_gdb

|- .nemiver\_gdb

|- README

|- Makefile

|- Makefile.Includes

|- Makefile.Common

* 1. Scheduler

The scheduler executes a preemptive, round-robin pattern. Execution begins with the *idle* thread. Three additional threads are implemented to manipulate and monitor a shared variable. All threads have the same priority. Threads can be in one of four states: INITIAL, READY, ACTIVE and BLOCKED. During run-time, the OS::Scheduler() function is called within the 500 Hz timer ISR. This function determines which thread is currently ACTIVE and which thread should be run next (i.e. READY). Once the scheduler determines the next thread to run a contex switch is made from the old thread to the new thread. During this process the old thread’s registers are saved and the new threads registers restored. All OS procedures are handled with the OS class. See the class diagrams in Figure 2, Figure 5 and Figure 6 of Section 7.

* 1. Test Plan

The testing framework CppUTest is utilized to create tests that exercise the APIs of this application. These tests are executed automatically within the VM in the guest environment after a successful build for the target.

In addition, the three threads form a run-time test of the round-robin scheduler. The first two threads manipulate a globally shared variable and the third thread monitors the shared variable for errors. If an error occurs, a message is output through the serial-port and the LEDs enter an error pattern state. See Section 3.7.

* 1. Thread Queue

The thread queue is a statically allocated array consisting of pointers to 4 *thread\_t* objects described in Table 2. The idle thread is contained at the first index, followed by *thread1*, *thread2* and *thread3*. See the Thread diagram in Figure 7 of Section 7.

* 1. Error Handling

Assert statements are used to maintain preconditions within the application. If an assertion fails the file and line number where the failure occurred are printed to serial output and the application enters a *while(1)* loop. The application must be manually reset to continue. All other run-time errors are printed to the serial output. See Section 3.7 as well.

* 1. LED Patterns

During normal operation, the blue LED flashes at a rate of 10 Hz while the green LED is cleared upon entry to the *Idle* thread and set upon exit. If the third thread detects an error with the shared data, the green LED flashes at a rate of 4 Hz. If an assertion has occurred both LEDs are steady on.

* 1. Timer Configuration[[1]](#footnote-1)

The timer is configured to trigger an interrupt every 2-milliseconds (i.e. 500 Hz). On the STM32VLDiscovery board, the basic timer TIM6 is used. TIM6 consists of a 16-bit auto-reload counter driven by a programmable prescaler. The prescaler divides the counter clock frequency—in this case the timer clock source is the system clock—by any factor between 1 and 65536. This value slows down the timer such that the prescaler counter is only updated after a certain number of system clock cycles. Once the prescaler counter reaches the desired compare counter value an update event is generated and the prescaler counter resets to zero. The update event flag is monitored within the timer ISR. When the flags is set, the OS::Scheduler() function is called. The flag is then cleared and the process repeats. The equation for calculating the compare counter value is as follows.

* 1. Serial Output

A minimal UART driver has been created to provide serial output to the application. Three public functions allow for printing either strings or numeric values (in the form of unsigned integer decimal or hexadecimal output). The connection uses a bit rate of 115200 and 8-N-1. Sample Output is shown below. See the class diagram in Figure 3 of Section 7.

> Chad Bartlett's Assignment 2.

> Hardware initialization took: 5-milliseconds

(01) Name: Idle

(02) State: 0x2

Name: Producer

State: 0x2

Name: Consumer

State: 0x2

Name: Monitor

State: 0x2

(03) Inc: 0

(04) nT1: 0

(05) nT2: 0

(06) > Idle exec time: 10001-ms

Name: Producer

State: 0x2

(07) > Thread1 exec time: 1003-ms

Name: Producer

(08) State: 0x1

Name: Consumer

State: 0x2

(09) > Thread2 exec time: 1002-ms

Name: Consumer

State: 0x1

Name: Monitor

State: 0x2

(10) > Thread3 exec time: 1002-ms

Name: Monitor

State: 0x1

(11) Inc: 0

nT1: 1

nT2: 1

> Idle exec time: 10001-ms

Name: Idle

State: 0x1

1. The name of the current thread
2. The state of the current thread. State 0x2 corresponds to STATE\_READY.
3. Shared counter = 0. (Printed at the end of the Idle thread.)
4. Times thread 1 has executed = 0. Shared counter = 0. (Printed at the end of the Idle thread.)
5. Times thread 2 has executed = 0. Shared counter = 0. (Printed at the end of the Idle thread.)
6. Execution time of the Idle thread.
7. Execution time of the Thread1.
8. State 0x1 corresponds to STATE\_ACTIVE.
9. Execution time of the Thread2.
10. Execution time of the Thread3.
11. State of shared data printed at the end of Idle.
12. **Appendices**
    1. Object Diagrams



Figure 2 - Critical Section Class Diagram



Figure 3- DUart Class Diagram



Figure 4 - DTimer class diagram



Figure 5- OS Class Diagram



Figure 6 - Bsp namespace Diagram



Figure 7- Thread namespace Diagram

1. STMicelectronics. “RM0041 Reference Manual: Doc ID 16188 Rev 4.” July 2011. [↑](#footnote-ref-1)