

1.5 Exerc.

Q. 1.7[20].

	A	B	C	D
P1 CPI	1	2	3	3
P2 CPI	2	2	2	2
	0.1	0.2	0.5	0.2

$$\#I = 1E6 = 10^6$$

$$Ex. Time = \#I \times \frac{CPI}{f} \times \frac{Sec}{C}$$

$$2.5 GHz = 2.5 \times 10^9 \frac{cycles}{sec}$$

$$3 GHz = 3 \times 10^9 \frac{cycles}{sec}$$

$$P_{1_{time}} = \left[(0.1)1 + (0.2)2 + (0.5)3 + (0.2)3 \right] \cdot 10^6 \cdot \frac{1}{(2.5) \cdot 10^9}$$

$$= 10.4 \times 10^{-4}$$

$$P_2 = \left[(0.1)2 + (0.2)2 + (0.5)2 + (0.2)2 \right] \cdot 10^6 \cdot \frac{1}{3 \times 10^9}$$

$$= 6.66 \times 10^{-4}$$

→ Faster

Part b)

Global CPI

$$CPI \Rightarrow \frac{I \times CPI}{Clock Rate} = Time$$

$$\Rightarrow CPI = \frac{Time \times Clock Rate}{I}$$

$$CPI_{P1} = \frac{10.4 \times 10^{-4} \times 2.5 \times 10^9}{10^6}$$

$$= 2.6$$

$$CPI_{P2} = \frac{6.66 \times 10^{-4} \times 3 \times 10^9}{10^6} = 2.0$$

↓
Faster

$$\#Cycles = \#I \times CPI$$

$$P_1 = (10^6 \times 0.1 \times 1) + (10^6 \times 0.2 \times 2) + (10^6 \times 0.5 \times 3) + (10^6 \times 0.2 \times 3) = 26 \times 10^5 \rightarrow \text{number of cycle of } P_1$$

$$P_2 = 10^6 \times 2 = 20 \times 10^5 \rightarrow \text{number of cycle of } P_2$$

	clock Rate	CPI	#I	from Question
$P_1 \rightarrow$	4 GHz	0.9	$5 \cdot 10^9$	
$P_2 \rightarrow$	3 GHz	0.75	$1 \cdot 10^9$	
			$\frac{1 \cdot 10^9}{0.4} \text{ floating p.}$	

1.13.4

$$MFLOPS = \frac{\#FPP \times 10^6}{\text{Time}}$$

$$P_{1, \text{Time}} = \frac{\#I \times CPI}{\text{clockRate}} = \frac{5 \times 10^9 \times 0.9}{4 \cdot 10^9} = 1.125 \text{ sec}$$


$$P_{2, \text{Time}} = \frac{1 \times 10^9 \times 0.75}{3 \times 10^9} = 0.25 \text{ sec}$$


→ faster

$$MFLOPS_{P_1} = \frac{5 \times 10^9 \times 0.4 \times 10^{-6}}{1.125} = 1.78 \times 10^3$$



$$MFLOPS_{P_2} = \frac{1 \times 10^9 \times 0.4 \times 10^{-6}}{0.25} = 1.6 \times 10^3$$


CHP 2 add rd, rs, rt





Big Endian (MIPS) = BE
↓
MSB goes to lower addr





S_3 100 offset

$A[0]$ $0(\$S_3)$
 $A[1]$ $4(\$S_3)$
 $A[2]$ $8(\$S_3)$
 $A[n]$ $(n \times 4)(\$S_3)$


Diagram illustrating the calculation of array element addresses. The base register S_3 contains the value 100. The address of element $A[i]$ is calculated as the base address plus an offset. The offsets shown are 0, 4, 8, and $(n \times 4)$, all multiplied by the scale factor $\$S_3$. An arrow points from the 'offset' label to the values in parentheses.

MIPS Reference Data

CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)
Add	add	$R[rd] = R[rs] + R[rt]$	(1) 0 / 20 _{hex}
Add Immediate	addi	$R[rt] = R[rs] + \text{SignExtImm}$	(1,2) 8 _{hex}
Add Imm. Unsigned	addiu	$R[rt] = R[rs] + \text{SignExtImm}$	(2) 9 _{hex}
Add Unsigned	addu	$R[rd] = R[rs] + R[rt]$	0 / 21 _{hex}
And	and	$R[rd] = R[rs] \& R[rt]$	0 / 24 _{hex}
And Immediate	andi	$R[rt] = R[rs] \& \text{ZeroExtImm}$	(3) C _{hex}
Branch On Equal	beq	if($R[rs] == R[rt]$) $PC = PC + 4 + \text{BranchAddr}$	(4) 4 _{hex}
Branch On Not Equal	bne	if($R[rs] != R[rt]$) $PC = PC + 4 + \text{BranchAddr}$	(4) 5 _{hex}
Jump	j	$PC = \text{JumpAddr}$	(5) 2 _{hex}
Jump And Link	jal	$R[31] = PC + 8; PC = \text{JumpAddr}$	(5) 3 _{hex}
Jump Register	jr	$PC = R[rs]$	0 / 08 _{hex}
Load Byte Unsigned	lbu	$R[rt] = [24'b0, M[R[rs] + \text{SignExtImm}](7:0)]$	(2) 24 _{hex}
Load Halfword Unsigned	lhu	$R[rt] = [16'b0, M[R[rs] + \text{SignExtImm}](15:0)]$	(2) 25 _{hex}
Load Linked	ll	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2,7) 30 _{hex}
Load Upper Imm.	lui	$R[rt] = [\text{imm}, 16'b0]$	f _{hex}
Load Word	lw	$R[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 23 _{hex}
Nor	nor	$R[rd] = \sim (R[rs] R[rt])$	0 / 27 _{hex}
Or	or	$R[rd] = R[rs] R[rt]$	0 / 25 _{hex}
Or Immediate	ori	$R[rt] = R[rs] \text{ZeroExtImm}$	(3) d _{hex}
Set Less Than	slt	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	0 / 2a _{hex}
Set Less Than Imm.	slti	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2) a _{hex}
Set Less Than Imm. Unsigned	sltiu	$R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$	(2,6) b _{hex}
Set Less Than Unsig.	sltu	$R[rd] = (R[rs] < R[rt]) ? 1 : 0$	(6) 0 / 2b _{hex}
Shift Left Logical	sll	$R[rd] = R[rt] << \text{shamt}$	0 / 00 _{hex}
Shift Right Logical	srl	$R[rd] = R[rt] >>> \text{shamt}$	0 / 02 _{hex}
Store Byte	sb	$M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$	(2) 28 _{hex}
Store Conditional	sc	$M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$	(2,7) 38 _{hex}
Store Halfword	sh	$M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$	(2) 29 _{hex}
Store Word	sw	$M[R[rs] + \text{SignExtImm}] = R[rt]$	(2) 2b _{hex}
Subtract	sub	$R[rd] = R[rs] - R[rt]$	(1) 0 / 22 _{hex}
Subtract Unsigned	subu	$R[rd] = R[rs] - R[rt]$	0 / 23 _{hex}

BASIC INSTRUCTION FORMATS




© 2021 by Elsevier Inc. All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 6th ed.

ARITHMETIC CORE INSTRUCTION SET

NAME, MNEMONIC	FOR-MAT	OPERATION	OPCODE / FUNCT (Hex)
Branch On FP True	bclt	if($FPcond$) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/1/--
Branch On FP False	bclf	if(! $FPcond$) $PC = PC + 4 + \text{BranchAddr}$	(4) 11/8/0/--
Divide	div	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	0/--/--/1a
Divide Unsigned	divu	$Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$	(6) 0/--/--/1b
FP Add Single	add.s	$F[fd] = F[fs] + F[ft]$	11/10/--/0
FP Add Double	add.d	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$	11/11/--/0
FP Compare Single	c.x.s*	$FPcond = (F[fs] \text{ op } F[ft]) ? 1 : 0$	11/10/--/y
FP Compare Double	c.x.d*	$FPcond = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$	11/11/--/y
FP Divide Single	div.s	$F[fd] = F[fs] / F[ft]$	11/10/--/3
FP Divide Double	div.d	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$	11/11/--/3
FP Multiply Single	mul.s	$F[fd] = F[fs] * F[ft]$	11/10/--/2
FP Multiply Double	mul.d	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$	11/11/--/2
FP Subtract Single	sub.s	$F[fd] = F[fs] - F[ft]$	11/10/--/1
FP Subtract Double	sub.d	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$	11/11/--/1
Load FP Single	lwc1	$F[rt] = M[R[rs] + \text{SignExtImm}]$	(2) 31/--/--
Load FP Double	ldc1	$F[rt] = M[R[rs] + \text{SignExtImm}];$ $F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$	(2) 35/--/--
Move From Hi	mfmhi	$R[rd] = Hi$	0/--/--/10
Move From Lo	mfmlo	$R[rd] = Lo$	0/--/--/12
Move From Control	mfc0	$R[rd] = CR[rs]$	10/00/--/0
Multiply	mult	$\{Hi, Lo\} = R[rs] * R[rt]$	0/--/--/18
Multiply Unsigned	multu	$\{Hi, Lo\} = R[rs] * R[rt]$	(6) 0/--/--/19
Shift Right Arith.	sra	$R[rd] = R[rt] >> \text{shamt}$	0/--/--/3
Shift FP Single	swc1	$M[R[rs] + \text{SignExtImm}] = F[rt]$	(2) 39/--/--
Store FP Double	sdc1	$M[R[rs] + \text{SignExtImm}] = F[rt];$ $M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$	(2) 3d/--/--

FLOATING-POINT INSTRUCTION FORMATS



PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if($R[rs] < R[rt]$) $PC = \text{Label}$
Branch Greater Than	bgt	if($R[rs] > R[rt]$) $PC = \text{Label}$
Branch Less Than or Equal	b1e	if($R[rs] \leq R[rt]$) $PC = \text{Label}$
Branch Greater Than or Equal	bge	if($R[rs] \geq R[rt]$) $PC = \text{Label}$
Load Immediate	li	$R[rd] = \text{immediate}$
Move	move	$R[rd] = R[rs]$

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

OPCODES, BASE CONVERSION, ASCII SYMBOLS

MIPS opcode (31:26)	(1) MIPS funct (5:0)	(2) MIPS funct (5:0)	Binary	Decimal	Hexadecimal	ASCII Character	Decimal	Hexadecimal	ASCII Character
(1)	sll	add.f	00 0000	0	0	NUL	64	40	@
		sub.f	00 0001	1	1	SOH	65	41	A
j	srl	mul.f	00 0010	2	2	STX	66	42	B
jal	sra	div.f	00 0011	3	3	ETX	67	43	C
beq	sllv	sqr.f	00 0100	4	4	EOT	68	44	D
bne		abs.f	00 0101	5	5	ENQ	69	45	E
blez	srlv	mov.f	00 0110	6	6	ACK	70	46	F
bgtz	srav	neg.f	00 0111	7	7	BEL	71	47	G
addi	jr		00 1000	8	8	BS	72	48	H
addiu	jalr		00 1001	9	9	HT	73	49	I
siti	movz		00 1010	10	a	LF	74	4a	J
sltiu	movn		00 1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00 1100	12	c	FF	76	4c	L
ori	break	trunc.w.f	00 1101	13	d	CR	77	4d	M
xori		ceil.w.f	00 1110	14	e	SO	78	4e	N
lui	sync	floor.w.f	00 1111	15	f	SI	79	4f	O
(2)	mfhi		01 0000	16	10	DLE	80	50	P
mthi			01 0001	17	11	DC1	81	51	Q
mflo	movz.f		01 0010	18	12	DC2	82	52	R
mtlo	movn.f		01 0011	19	13	DC3	83	53	S
			01 0100	20	14	DC4	84	54	T
			01 0101	21	15	NAK	85	55	U
			01 0110	22	16	SYN	86	56	V
			01 0111	23	17	ETB	87	57	W
			01 1000	24	18	CAN	88	58	X
			01 1001	25	19	EM	89	59	Y
			01 1010	26	1a	SUB	90	5a	Z
			01 1011	27	1b	ESC	91	5b	[
			01 1100	28	1c	FS	92	5c	\
			01 1101	29	1d	GS	93	5d]
			01 1110	30	1e	RS	94	5e	^
			01 1111	31	1f	US	95	5f	_
lb	add	cvt.s.f	10 0000	32	20	Space	96	60	`
lh	addu	cvt.d.f	10 0001	33	21	"	97	61	a
lwl	sub		10 0010	34	22	"	98	62	b
lw	subu		100011	35	23	#	99	63	c
lbu	and	cvt.w.f	10 0100	36	24	\$	100	64	d
lhu	or		10 0101	37	25	%	101	65	e
lwr	xor		10 0110	38	26	&	102	66	f
	nor		10 0111	39	27	'	103	67	g
sb			10 1000	40	28	(104	68	h
sh			10 1001	41	29)	105	69	i
swl	slt		10 1010	42	2a	*	106	6a	j
sw	sltu		10 1011	43	2b	+	107	6b	k
			10 1100	44	2c	,	108	6c	l
			10 1101	45	2d	-	109	6d	m
			10 1110	46	2e	.	110	6e	n
swr			10 1111	47	2f	/	111	6f	o
cache									
l1	tge	c.f.f	11 0000	48	30	0	112	70	p
lwc1	tgeu	c.un.f	11 0001	49	31	1	113	71	q
lwc2	tlr	c.eq.f	11 0010	50	32	2	114	72	r
pref	tlru	c.ueq.f	11 0011	51	33	3	115	73	s
	teq	c.oit.f	11 0100	52	34	4	116	74	t
idc1		c.ult.f	11 0101	53	35	5	117	75	u
ldc2	tne	c.oie.f	11 0110	54	36	6	118	76	v
		c.ule.f	11 0111	55	37	7	119	77	w
sc		c.sf.f	11 1000	56	38	8	120	78	x
swc1		c.ngle.f	11 1001	57	39	9	121	79	y
swc2		c.segf	11 1010	58	3a	:	122	7a	z
		c.ngl.f	11 1011	59	3b	;	123	7b	{
			11 1100	60	3c	<	124	7c	
sdcl		c.ngef	11 1101	61	3d	=	125	7d	}
sdcl		c.lef	11 1110	62	3e	>	126	7e	~
		c.ngt.f	11 1111	63	3f	?	127	7f	DEL


- (1) opcode(31:26) == 0
(2) opcode(31:26) == 17_{ten} (11_{hex}); if fmt(25:21) == 16_{ten} (10_{hex}) f = s (single);
if fmt(25:21) == 17_{ten} (11_{hex}) f = d (double)

© 2021 by Elsevier Inc. All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 6th ed.


IEEE 754 FLOATING-POINT STANDARD

$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$
where Single Precision Bias = 127,
Double Precision Bias = 1023

IEEE Single Precision and Double Precision Formats:




MEMORY ALLOCATION



IEEE 754 Symbols		
Exponent	Fraction	Object
0	0	± 0
0	≠ 0	± Denorm
1 to MAX - 1	anything	± Fl. Pt. Num.
MAX	0	± ∞
MAX	≠ 0	NaN

S.P. MAX = 255, D.P. MAX = 2047

STACK FRAME




DATA ALIGNMENT

Double Word							
Word				Word			
Halfword		Halfword		Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0	1	2	3	4	5	6	7

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE = Interrupt Enable

EXCEPTION CODES

Number	Name	Cause of Exception	Number	Name	Cause of Exception
0	Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
4	AdEL	Address Error Exception (load or instruction fetch)	10	RI	Reserved Instruction Exception
5	AdES	Address Error Exception (store)	11	CpU	Coprocessor Unimplemented
6	IBE	Bus Error on Instruction Fetch	12	Ov	Arithmetic Overflow Exception
7	DBE	Bus Error on Load or Store	13	Tr	Trap
8	Sys	Syscall Exception	15	FPE	Floating Point Exception

SIZE PREFIXES

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
1000 ⁰	Kilo-	K	2 ³⁰	Kibi-	Ki	1000 ⁰	Exa-	E	2 ⁶⁰	Exbi-	Ei
1000 ⁰	Mega-	M	2 ³⁰	Mebi-	Mi	1000 ⁰	Zetta-	Z	2 ⁷⁰	Zebi-	Zi
1000 ⁰	Giga-	G	2 ³⁰	Gibi-	Gi	1000 ⁰	Yotta-	Y	2 ⁸⁰	Yobi-	Yi
1000 ⁰	Tera-	T	2 ⁴⁰	Tebi-	Ti	1000 ⁰	Ronna-	R	2 ⁹⁰	Robi-	Ri
1000 ⁰	Peta-	P	2 ⁵⁰	Pebi-	Pi	1000 ⁰⁰	Quecca-	Q	2 ¹⁰⁰	Quebi-	Qi

i = 3 0011 x4 = 12
1100
84 2¹
Let i = 2 = 0010

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

Ex 2.7

~~1000~~
A = 4 Byte!

$$B[8] = A[i] + A[j]$$

leah = 16
sah = 32

i = \$s3
j = \$s4

A = \$s6
B = \$s7

16(\$s6)


32(\$s7)

sll \$t0, \$s3, 2 $\rightarrow 4 \times i = 16$
add \$t0, \$t0, \$s6 $\rightarrow t_0 \text{ add } \frac{A[i]}{\text{Base}}$
 $s_6 = \text{Base} + 16$
lw \$t0, 0(\$t0) $\rightarrow t_0 \rightarrow A[i]$
 \swarrow
shift 2xres

sll \$t1, \$s4, 2
add \$t1, \$t1, \$s7
lw \$t1, 0(\$t1)

add \$t0, \$t0, \$t1

sw \$t0, 32(\$s7) $\rightarrow 8. \text{ index of B}$



$rs = 10000 = 16 = \$s_0$
 $rd = 10000 = 16 = \$s_0$
 $rt = 10000 = 16 = \$s_0$

add rd, rs, rt

add \$s₀, \$s₀, \$s₀

in C $\rightarrow a = a + a;$


100/000
4 0

X	000	001	010	011
100	add			
101				
110				

2 13

sw $\$t_1$, 32($\t_2)

$\$t_0 = 8$
 $\$t_1 = 9$
 $\$t_2 = 10$



NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes



$$r_t = t_1 = 9 = 01001$$

$$r_s = t_2 = 10 = 01010$$

32 = 100000
 but we need 16bit
 0000 0000 1000000

101 011 = opcode $\rightarrow (101011)_2 = (2B)_{16}$

2 11 = B

101011 01010 01001 0000 0000 0010 0000

A D 4 9 0 0 2 0


$(2B5260)_{16}$

JUMP

main() {

func(...)

Assembly



slti rd, rs, rt → if (rs < rt) { rd = 1 }
else { rd = 0 }

slti rt, rs, constant → if (rs < constant) { rt = 1 }
else { rt = 0 }

2.27)

$i = \$t_1$

$result = \$s_2$

$addi \$t_1, \$zero, 0 \rightarrow i = 0;$

Loop: $lw \$s_1, 0(\$s_0) \rightarrow result += MemArray[i]$
 $add \$s_2, \$s_2, \$s_1$

$addi \$s_0, \$s_0, 4$

$addi \$t_1, \$t_1, 1 \rightarrow i++$

$slti \$t_2, \$t_1, 100 \rightarrow \text{if } (t_1 < 100) \rightarrow t_2 = 1 \rightarrow \text{else } t_2 = 0$

$bne \$t_2, \$zero, Loop \rightarrow \text{if } t_2 \neq \text{zero, go Loop}$

$i = 0$

$result = 0$

$\text{for } (i = 0; i < 100; i++) \{$

$result += MemArray[i];$

$\}$

3.9

$$151 \rightarrow \underline{\underline{10010111}} \xrightarrow{-1/\text{flip bits}} 01101001 = (-109)$$

neg.

$$214 = \rightarrow \underline{\underline{11010110}} \rightarrow 00101010 = -42$$

neg.

-147

3.23

63.25

$$\begin{aligned} .25 \times 2 &= 0.50 \\ 0.5 \times 2 &= 1 \\ &\underline{01} \end{aligned}$$

1 1
2 1
3 1
4 1
16 1
32 1

111111.01

$$111111.01 = 1.111101 \times 2^5$$

fraction

5 times

$$5 + 127 = 132 = 10000100$$

IEEE 754 FLOATING-POINT STANDARD

$$(-1)^S \times (1 + \text{Fraction}) \times 2^{(\text{Exponent} - \text{Bias})}$$

where Single Precision Bias = 127,
Double Precision Bias = 1023

IEEE Single Precision and Double Precision Formats:

S	Exponent	Fraction
31	30	23 22
63	62	52 51

④

IEEE 754 Symbols

Exponent	Fraction	Object
0	0	± 0
0	$\neq 0$	\pm Denorm
1 to MAX - 1	anything	\pm Fl. Pt. Num.
MAX	0	$\pm \infty$
MAX	$\neq 0$	NaN

S.P. MAX = 255, D.P. MAX = 2047

$$\begin{array}{c|c|c} 0 & 10000100 & 1111101000 \\ \hline \text{Sign} & \text{exponent} & \text{fraction} \\ \hline 1 \text{ bit} & 8 \text{ bit} & 23 \text{ bit} \end{array}$$