# **System Verification**

### **Exercise 6 - Verification Plan**

## ANIK BARUA

UTU Student ID: 511580

## **Contents**

1.	Introduction	2
2.	Schedule	. 3
3.	Simulation Result	18
4.	References	22

### 1. Introduction

The target of this paper is to present an UVM verification environment for a PicoBlaze's ALU. Here, we will discuss about the environment setup for the verification, the use of components and the verification result after simulation.

In general, PicoBlaze is a kind of soft processor developed by the Xilinx. It was used for the CPLD and the FPGA. They have a speed of 100 MIPS and it used the RISC architecture and that is 8 bit. It has the core that has the implementation which is behavioral and is not dependent on device. Here, ALU is responsible for the operation that is waiting for execution and which operation will be executed can be selected by the address port. If we simply consider the structure of a microcontroller, it will be as follows:




Fig 1: Structure of Microcontroller [2]


A microcontroller is consists of different small blocks and each block is responsible for executing a specific operation. Here, I need to mention about Arithmetic Logic Unit (ALU) that executes calculation such as addition, subtraction, multiplication, and division. Also, the ALU can execute some other logical operation such as AND, OR, XOR, calculation carry flag, shift and rotate operation.

### 2. Schedule:

Here, we will discuss about all the phases and schedule of the whole verification process with implemented code. A new module will be added in all steps and in this way we will get the final verification environment.

To create a verification environment, we need to create Design Under Test or DUT, environment, driver, interface and the mandatory top module as well. The functionalities of ALU will be checked by the Design Under Test. Also, the connection among the different components and Design Under Test will be maintained by interface which will define how many signals it will allow. We have used system Verilog to express the interface that represents the connections. Some other information such as the activity of pin level that is supported by the DUT.

We are going to start by designing a DUT. The core concept of DUT is that it will take an input signal and will execute an output and there will be some internal calculation or operation as well as we wants. If we want to consider the figure of Driver, DUT and Interface, then it will be like this -



There is a simple code of ALU is given below. It has two input x and y, both of them are 8 bits. As a result, the output is also 8 bit. There are 5 select bits have been used and it has some different operation.

```
module Sample ALU (
  input wires [3:0] select,
  input wires [7:0] a,b,//Input data
  output result [7:0] output);// Output Result
  always @*
  begin
    case(select)//select that which one to execute
      2'z0:
        output <= x;
      2'z1:
        output <= (x && y);
      2'z2:
        output \leftarrow (x || y);
      2'z3:
        output <= ((!x) || y) && (x || (!y));
      2'z4:
        output \leftarrow (x + y);
      2'z5:
        output \leftarrow (x - y);
     default:
      output <= 4'z0;
        endcase
end
endmodule
```

After that, we need to connect the interface by the code mentioned below.

```
interface dut_if ();
logic [3:0] select;
logic [7:0] x, y;
logic [7:0] output;
logic zero, carry;
endinterface: dut_if
```

After that, we are going to declare the driver. The code is as follows.

```
class Ex6 driver extends uvm driver #(Ex6 transaction);
  'uvm component utils (Ex6 driver)
  virtual Ex6 interface interface;
  Ex6 config m config;
  int iterations;
  uvm analysis port #(Ex6 transaction) ap;
  function new(string name, uvm component parent);
    super.new(name, parent);
    ap = new("ap", this);
  endfunction: new
  function void build phase (uvm phase phase);
    super.build phase(phase);
    if (!uvm_config_db #(Ex6_config)::get(this, "", "Ex6_config", m config))
      'uvm fatal("NOCONFIG", "Failed to get configuration object from driver!");
  endfunction: build_phase
  function void connect phase (uvm phase phase);
    _interface = m_config.vif;
    iterations = m_config.iterations;
  endfunction: connect phase
  task run phase (uvm phase phase);
    Ex6_transaction req_item, req_item_clone;
    repeat(_iterations) begin @(posedge _interface.clock)
      if (! interface.reset) begin
        seq item port.get next item(req item);
        _interface.value1 = req item.value1;
        interface.value2 = req item.value2;
        _interface.mode = req_item.mode;
        ap.write(req item);
        seq item port.item done();
      end
    end
  endtask: run phase
```

Then we have to declare the environment that will contain the driver. In general, the declaration and the all the connection is in the environment.

```
class Ex6 env extends uvm env;
  `uvm component utils(Ex6 env)
  Ex6 driver driver;
  Ex6 sequencer sequencer;
  Ex6 agent agent;
  Ex6 analysis analysis;
  Ex6 scoreboard sb;
  function new(string name, uvm component parent = null);
    super.new(name, parent);
  endfunction: new
  function void build phase (uvm phase phase);
    super.build phase (phase);
    agent = Ex6 agent::type id::create("Ex6 agent", this);
    _analysis = Ex6_analysis::type_id::create("Ex6_analysis", this);
     sb = Ex6 scoreboard::type id::create("sb", this);
  endfunction: build phase
  function void connect phase (uvm phase phase);
    sequencer = agent.m sequencer;
    driver = _agent.m driver;
    _agent.output_analysis_port.connect( analysis. export);
    agent.input analysis port.connect( analysis. import);
    agent.output analysis port.connect( sb.axp out);
    agent.input_analysis_port.connect( sb.axp in);
  endfunction: connect phase
  task run phase (uvm phase phase);
    uvm_top.print_topology();
  endtask: run phase
endclass: Ex6 env
```

Then we will declare the top module and it is responsible to hold the instances, DUT, other declaration and the components as well.

```
import uvm_pkg::*;
import uvm_pkg::*;
import Ex6_pkg::*;

Ex6_interface _interface();
Ex6_dut dut(_interface.dut_mp);
Ex6_clock_driver clk(_interface.clock_driver_mp);
Ex6_env env;

initial begin
    uvm_config_db #(virtual Ex6_interface)::set(null, "*", "top_interface", _interface);
    run_test();
end
endmodule: top
```

For the simulation, we will use the following commands –

- .main clear
- transcript file Ex6.log
- vdel -all -lib work
- vlib work
- vlog -f compile\_questa\_sv.f
- vsim +UVM\_TESTNAME=Ex6\_test -do "run -all"

After that, we need to declare the DUT sequence, the overall code is as follows –

```
class Ex6 sequence extends uvm sequence #(Ex6 transaction);
  'uvm object utils(Ex6 sequence)
  Ex6 config config;
  function new(string name="");
    super.new(name);
  endfunction: new
  task body();
    Ex6 transaction req;
    if(!uvm config db #(Ex6 config)::get(uvm root::get(), "*", "Ex6 config", config))
     'uvm fatal("SEQUENCE", "Can't read config");
    uvm test done.raise objection(this);
    repeat (config.iterations)
      req = Ex6 transaction::type id::create("req");
      start item(req);
     if (config.test name == "test zero") begin
    req.value1 = 0;
    req.value2 = 0;
    req.mode = DIV;
      else if (_config.test_name == "test_lt_zero") begin
        req.value1 = 1;
    req.value2 = 2;
    req.mode = SUB;
      else assert(req.randomize());
      finish item(req);
    uvm test done.drop objection(this);
  endtask: body
endclass: Ex6 sequence
```

After, we also have to declare the driver which is be like –

```
class Ex6 driver extends uvm driver #(Ex6 transaction);
  `uvm component utils(Ex6 driver)
  virtual Ex6 interface interface;
  Ex6 config m config;
  int iterations;
  uvm analysis port #(Ex6 transaction) ap;
  function new(string name, uvm component parent);
    super.new(name, parent);
    ap = new("ap", this);
  endfunction: new
  function void build phase (uvm phase phase);
    super.build phase(phase);
    if (!uvm config db #(Ex6 config)::get(this, "", "Ex6 config", m config))
      'uvm fatal("NOCONFIG", "Failed to get configuration object from driver!");
  endfunction: build phase
  function void connect phase (uvm phase phase);
    interface = m config.vif;
    iterations = m config.iterations;
  endfunction: connect phase
  task run phase (uvm phase phase);
    Ex6 transaction req item, req item clone;
    repeat( iterations) begin @(posedge interface.clock)
      if (! interface.reset) begin
        seq item port.get next item(req item);
        _interface.value1 = req item.value1;
        interface.value2 = req item.value2;
        interface.mode = req item.mode;
        ap.write(req item);
        seq item port.item done();
      end
    end
  endtask: run phase
```

The code of the environment will be –

```
class Ex6 env extends uvm env;
  `uvm component utils(Ex6 env)
  Ex6 driver driver;
  Ex6 sequencer sequencer;
  Ex6 agent agent;
  Ex6 analysis analysis;
  Ex6 scoreboard sb;
  function new(string name, uvm component parent = null);
    super.new(name, parent);
  endfunction: new
  function void build phase (uvm phase phase);
    super.build phase(phase);
    agent = Ex6 agent::type id::create("Ex6 agent", this);
    _analysis = Ex6_analysis::type_id::create("Ex6_analysis", this);
    sb = Ex6 scoreboard::type id::create("sb", this);
  endfunction: build phase
 function void connect phase (uvm phase phase);
    sequencer = agent.m sequencer;
    driver = agent.m driver;
    agent.output analysis port.connect( analysis. export);
    agent.input analysis port.connect( analysis. import);
    agent.output analysis port.connect( sb.axp out);
    agent.input analysis port.connect( sb.axp in);
  endfunction: connect phase
  task run phase (uvm phase phase);
    uvm top.print topology();
  endtask: run phase
endclass: Ex6 env
```

In the configuration phase we will declare the config class and the code will be –

```
class Ex6_config extends uvm_object;
    `uvm_object_utils(Ex6_config);

virtual Ex6_interface vif;

int iterations = 3;
    string test_name = "test";

function new(string name = "");
    super.new(name);
endfunction

endclass
```

The code of the test class will be –

```
class Ex6 test extends uvm test;
  `uvm_component_utils(Ex6_test)
  Ex6 env m env;
  Ex6_config m_config;
  Ex6 sequence sequence;
  Ex6_agent_config _agent_config;
function new(string name = "Ex6_test", uvm_component parent = null);
   super.new(name, parent);
  endfunction
function void set config params();
    m_config = Ex6_config::type_id::create("m_config");
    _agent_config = Ex6_agent_config::type_id::create("agent_config");
    if(!uvm config db #(virtual Ex6 interface)::get(this, "uvm test top", "top interface", m config.vif))
     'uvm fatal("Ex6 TEST", "Can't read VIF");
    if(!uvm_config_db #(virtual Ex6_interface)::get(this, "uvm_test_top", "top_interface", _agent_config.vif))
     'uvm fatal("Ex6 TEST", "Can't read VIF");
    m config.iterations = 16;
    agent config.active = UVM ACTIVE;
    uvm_config_db #(Ex6_config)::set(uvm_root::get(), "*", "Ex6_config", m_config);
   uvm config db #(Ex6 agent config)::set(this, "*", "Ex6 agent config", agent config);
  endfunction;
function void build phase(uvm phase phase);
    super.build phase(phase);
   set config params();
   m env = Ex6 env::type id::create("m env", this);
 endfunction: build phase
task run phase(uvm phase phase);
    sequence = Ex6 sequence::type id::create(" sequence");
    phase.raise objection(this);
     sequence.start(m env. sequencer);
    phase.drop objection(this);
  endtask: run phase
-endclass
```

Then we have to create the agent and the monitor class. The code of the agent class is –

```
class Ex6 agent extends uvm component;
  'uvm component utils(Ex6 agent)
  Ex6 agent config m cfg;
  uvm_analysis_port #(Ex6_transaction) input_analysis_port;
  uvm analysis port #(Ex6 transaction) output analysis port;
  Ex6 monitor m monitor;
  Ex6 sequencer m sequencer;
  Ex6 driver m driver;
  function new(string name = "Ex6 agent", uvm component parent = null);
    super.new(name, parent);
  endfunction
  function void build phase (uvm phase phase);
    if (!uvm_config_db #(Ex6_agent_config)::get(this, "", "Ex6_agent_config", m_cfg))
      'uvm fatal("CONFIC LOAD", "Cannot get() configuration Ex6 agent config from uvm config db!")
    m monitor = Ex6 monitor::type id::create("m monitor", this);
    if (m_cfg.active == UVM_ACTIVE) begin
    m_driver = Ex6_driver::type_id::create("m_driver", this);
     m sequencer = Ex6 sequencer::type id::create("m sequencer", this);
    end
  endfunction: build phase
  function void connect phase (uvm phase phase);
    output analysis port = m monitor.ap;
    input analysis port = m driver.ap;
    if (m cfg.active == UVM ACTIVE) begin
     m driver.seq item port.connect(m sequencer.seq item export);
    end
  endfunction: connect phase
endclass: Ex6 agent
```

```
class Ex6 monitor extends uvm monitor;
   'uvm component utils(Ex6 monitor)
  uvm analysis port #(Ex6 transaction) ap;
  Ex6 config m config;
  virtual Ex6 interface m vif;
 function new (string name, uvm component parent);
    super.new(name, parent);
  endfunction: new
 function void build phase (uvm phase phase);
    super.build phase(phase);
    ap = new("ap", this);
    if (!uvm_config_db #(Ex6_config)::get(this, "", "Ex6_config", m_config))
      'uvm fatal("NOCONF", {"Config must be set for: ", get full name(), ".m config"});
  endfunction: build phase
 function void connect phase (uvm phase phase);
   m_vif = m_config.vif;
  endfunction: connect phase
 task run_phase(uvm_phase phase);
    Ex6 transaction item;
    item = Ex6_transaction::type_id::create("item");
    forever @(posedge m_vif.clock) begin
       item.value1 = m vif.value1;
       item.value2 = m vif.value2;
       item.result = m vif.result;
       item.correct = m_vif.correct;
       item.mode = m_vif.mode;
       ap.write(item);
    end
  endtask: run phase
-endclass: Ex6 monitor
```

```
'uvm component utils (Ex6 predictor)
Ex6 transaction out txn;
uvm analysis_port #(Ex6_transaction) results_ap;
covergroup transaction coverage;
  cov value1: coverpoint out txn.value1 {
   bins zero = \{0\};
   bins f1to10 = \{[1:9]\};
   bins f10to100 = {[10:100]};
   bins rest = default;
  cov value2: coverpoint out txn.value2 {
   bins zero = \{0\};
   bins f1to10 = \{[1:9]\};
   bins f10to100 = {[10:100]};
   bins rest = default;
 mode value: coverpoint out txn.mode {
  bins add = {ADD};
   bins sub = {SUB};
   bins mul = {MUL};
   bins div = {DIV};
endgroup
function new(string name, uvm component parent);
  super.new(name, parent);
  transaction coverage = new;
endfunction
function void build phase (uvm phase phase);
  super.build phase (phase);
  results ap = new("results ap", this);
endfunction
```

```
function void write (Ex6_transaction t);
    $cast(out_txn, t.clone());
    out txn.correct = 1;
    case (t.mode)
     ADD: out_txn.result = t.value1 + t.value2;
     SUB: begin
    if (t.value2 > t.value1) begin
     out_txn.correct = 0;
    end
    out_txn.result = t.value1 - t.value2;
     MUL: out_txn.result = t.value1 * t.value2;
     DIV: if (t.value2 == 0) begin
        out_txn.correct = 0;
         out_txn.result = 0;
        end
       else
         out txn.result = t.value1 / t.value2;
    endcase
    transaction_coverage.sample();
    results_ap.write(out_txn);
  endfunction
  function void report_phase(uvm_phase phase);
    real pct;
  int unsigned covered;
    int unsigned total;
   pct = transaction_coverage.get_coverage(covered, total);
    $display("Coverage of Req: covered = %0d, total = %0d (%5.2f%%)", covered, total , pct);
   $display("Coverage of Instance %e", transaction_coverage.get_coverage());
 endfunction
endclass
```

The result of the comparison will be shown in the comparison class.

```
class Ex6 comparator extends uvm component;
  'uvm component utils(Ex6 comparator)
  uvm_analysis_export #(Ex6_transaction) axp_in;
  uvm_analysis_export #(Ex6_transaction) axp_out;
  uvm tlm analysis fifo #(Ex6 transaction) expfifo;
  uvm_tlm_analysis_fifo #(Ex6_transaction) outfifo;
  function new(string name, uvm component parent);
    super.new(name, parent);
  endfunction
  function void build phase (uvm phase phase);
    super.build_phase(phase);
    axp in = new("axp in", this);
    axp out = new("axp_out", this);
    expfifo = new("expfifo", this);
outfifo = new("outfifo", this);
  endfunction
  function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    axp in.connect(expfifo.analysis export);
    axp_out.connect(outfifo.analysis_export);
  endfunction
  task run phase (uvm phase phase);
    Ex6 transaction exp_tr, out_tr;
    outfifo.get(out tr);
    forever begin
       `uvm_info("Ex6_comparator run task",
                "WAITING for expected output", UVM DEBUG)
      expfifo.get(exp_tr);
      'uvm info("Ex6 comparator run task",
                 "WAITING for actual output", UVM DEBUG)
      outfifo.get(out_tr);
      if (out_tr.compare(exp_tr)) begin
         `uvm info ("PASS ", $sformatf("Actual value is =%s Expected value is =%s \n", out tr.output2string(),
        exp_tr.output2string()), UVM_LOW)
      end
```

```
else begin
       ERROR();
       'uvm info ("ERROR ", $sformatf("Actual value is=%s Expected value is =%s \n",
      out tr.output2string(), exp tr.output2string()), UVM LOW)
    end
    end
 endtask
  int VECT CNT, PASS CNT, ERROR CNT;
  function void report phase (uvm phase phase);
    super.report phase(phase);
    if (VECT CNT && !ERROR CNT)
      'uvm info(get type name(),
               $sformatf(
                "\n\n\*** TEST PASSED - %0d vectors ran, %0d vectors passed ***\n",
                VECT_CNT, PASS_CNT), UVM_LOW)
    else
            `uvm_info(get_type_name(),
      $sformatf(
                "\n\n*** TEST FAILED - %0d vectors ran, %0d vectors passed, %0d vectors failed ***\n",
                VECT_CNT, PASS CNT, ERROR CNT), UVM LOW)
  endfunction
  function void PASS();
   VECT CNT++;
   PASS CNT++;
 endfunction
  function void ERROR();
   VECT CNT++;
   ERROR CNT++;
 endfunction
endclass
```

Analysis is very important to ensure the connection between different components.

```
class Ex6 analysis extends uvm component;
  'uvm component utils(Ex6 analysis)
  uvm analysis export #(Ex6 transaction) export;
  uvm analysis export #(Ex6 transaction) import;);
  super.build phase(phase);
    export = new(" export", this);
    fifo in = new(" fifo in", this);
    import = new(" import", this);
    fifo_out = new("_fifo_out", this);
  endfunction: build phase
  function void connect phase (uvm phase phase);
    export.connect( fifo in.analysis export);
    import.connect( fifo out.analysis export);
  endfunction: connect phase
  task run phase (uvm phase phase);
    Ex6 transaction item;
    forever begin
      fifo in.get(item);
      fifo out.get(item);
    end
  endtask
endclass: Ex6 analysis
  uvm tlm analysis fifo #(Ex6 transaction) _fifo_in;
  uvm tlm analysis fifo #(Ex6 transaction) fifo out;
  function new(string name, uvm component parent);
    super.new(name, parent);
  endfunction
  function void build phase (uvm phase phase
```

Also we add all the necessary packages into the pkg class as follows-

```
package Ex6 pkg;
  `include "uvm macros.svh"
  import uvm_pkg::*;
  import types pkg::*;
  `include "Ex6 config.svh"
  `include "Ex6 agent config.svh"
  'include "Ex6 transaction.svh"
  `include "Ex6 sequence.svh"
  typedef uvm_sequencer #( Ex6_transaction ) Ex6_sequencer;
  'include "Ex6 driver.svh"
  `include "Ex6 monitor.svh"
  `include "Ex6 agent.svh"
  'include "Ex6 analysis.svh"
  `include "Ex6 predictor.svh"
  `include "Ex6 comparator.svh"
  `include "Ex6 scoreboard.svh"
  `include "Ex6 env.svh"
  `include "Ex6 test.svh"
  `include "Ex6 test zero.svh"
  `include "Ex6 test lt zero.svh"
endpackage: Ex6_pkg
```

### 3. Simulation Result:

Here, I am going to discuss about the result. The output log file is given already. From the result we can see that the ALU is showing the output as expected. The actual value and the expected value is same. Each of this is loaded in every100 ns. For the further improvement, we could have added more operations like AND, XOR, OR gate and so on and also may an extra instruction unit. Although, this ALU is simple but it works well as expected and good enough for the verification.

And the finally the simulation result is –

```
vlog -f compile questa sv.f
# QuestaSim vlog 10.4 Compiler 2014.12 Dec 2 2014
# Start time: 13:54:13 on May 13,2016
# vlog -reportprogress 300 -f compile questa sv.f
# -- Compiling package types_pkg
# -- Compiling module Ex6 dut
# -- Compiling module Ex6 clock driver
# -- Compiling interface Ex6 interface
# -- Importing package types_pkg
# -- Compiling package Ex6_pkg
# ** Note: (vlog-2286) Using implicit +incdir+/soft/Mentor/Questa 10.4/questasim/uvm-
1.1d/../verilog src/uvm-1.1d/src from import uvm pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling module top
# -- Importing package Ex6_pkg
# Top level modules:
       top
# End time: 13:54:14 on May 13,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim +UVM_TESTNAME=Ex6_test -do "run -all" top
# vsim
# Start time: 13:54:47 on May 13,2016
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.types pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.Ex6 pkg(fast)
# Loading work.top(fast)
# Loading work.Ex6_dut(fast)
# Loading work.Ex6_clock_driver(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
```

```
# Loading work.Ex6_interface(fast)
# Loading /soft/Mentor/Questa_10.4/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# -----
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# -----
#
#
  ******
               IMPORTANT RELEASE NOTES
                                              ******
#
 You are using a version of the UVM library that has been compiled
  with 'UVM NO DEPRECATED undefined.
# See http://www.eda.org/svdb/view.php?id=3313 for more details.
#
  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
# See http://www.eda.org/svdb/view.php?id=3770 for more details.
#
#
    (Specify +UVM NO RELNOTES to turn off this notice)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter
[Questa UVM] QUESTA UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter
[Questa UVM] questa uvm::init(+struct)
# UVM INFO @ 0: reporter [RNTST] Running test Ex6 test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -----
# Name
          Type
                                Size Value
# ------
               Ex6_test
# uvm_test_top
                                      @464
                Ex6 env
                                    @484
# m env
               Ex6_agent
   Ex6_agent
#
                                      @492
#
    m driver
                 Ex6_driver
                                     @525
              uvm_analysis_port
                                     @551
#
     ap
                uvm_analysis_port
#
                                       @542
     rsp_port
#
     seq_item_port uvm_seq_item_pull_port
                                       _
                                            @533
#
                  Ex6 monitor -
                                       @517
    m monitor
#
              uvm_analysis_port
                                     @684
     ap
                 uvm sequencer
#
    m sequencer
                                         @560
#
     rsp_export
                 uvm_analysis_export -
                                         @568
#
     seq_item_export uvm_seq_item_pull_imp
                                             @674
#
     arbitration_queue array
                                  0 -
#
     lock_queue
                  array
```

```
#
      num_last_reqs
                      integral
                                        32
                                             'd1
#
      num_last_rsps
                      integral
                                        32
                                             'd1
#
   Ex6 analysis
                      Ex6 analysis
                                              @500
#
     _export
                   uvm_analysis_export
                                               @699
#
                   uvm tlm analysis fifo #(T) -
                                                  @708
     fifo in
#
      analysis_export uvm_analysis_imp
                                                  @752
#
                   uvm analysis port
      get ap
                                              @743
#
      get_peek_export uvm_get_peek_imp
                                                   @725
#
                   uvm_analysis_port
                                              @734
      put_ap
#
                     uvm_put_imp
                                              @716
      put_export
     _fifo_out
#
                    uvm_tlm_analysis_fifo #(T) -
                                                  @770
#
      analysis_export uvm_analysis_imp
                                                  @814
#
                   uvm analysis port
                                              @805
      get ap
#
      get_peek_export uvm_get_peek_imp
                                                   @787
#
                   uvm_analysis_port
                                              @796
      put_ap
#
                    uvm_put_imp
                                               @778
      put_export
#
     import
                    uvm analysis export
                                                @761
#
                 Ex6_scoreboard
    sb
                                           @508
#
                   uvm_analysis_export
                                               @823
    axp_in
#
     axp_out
                    uvm_analysis_export
                                                @832
#
     cmp
                   Ex6_comparator
                                             @858
#
                   uvm analysis export
                                               @866
      axp in
#
                    uvm_analysis_export
                                                @875
      axp_out
#
                   uvm_tlm_analysis_fifo #(T) -
      expfifo
                                                 @884
#
                                                  @928
       analysis_export uvm_analysis_imp
#
       get_ap
                   uvm_analysis_port
                                              @919
       get_peek_export_uvm_get_peek_imp
#
                                                   @901
#
                   uvm analysis port
                                              @910
       put_ap
#
                     uvm_put_imp
                                              @892
       put_export
#
      outfifo
                   uvm tlm analysis fifo #(T) -
                                                 @937
#
       analysis_export uvm_analysis_imp
                                                  @981
#
                   uvm analysis port
                                              @972
       get ap
#
       get_peek_export uvm_get_peek_imp
                                                   @954
#
                   uvm_analysis_port
                                              @963
       put_ap
#
                     uvm_put_imp
                                              @945
       put export
#
                  Ex6 predictor
                                           @841
#
      analysis imp
                      uvm_analysis_imp
                                                 @849
#
                    uvm_analysis_port
                                               @990
      results_ap
# -
#
# UVM_INFO Ex6_comparator.svh(45) @ 30: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=3060 Expected value is =Result=3060
#
# UVM_INFO Ex6_comparator.svh(45) @ 50: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=0 Expected value is =Result=0
#
```

```
# UVM_INFO Ex6_comparator.svh(45) @ 70: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=65535 Expected value is =Result=65535
# UVM_INFO Ex6_comparator.svh(45) @ 90: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=0 Expected value is =Result=0
# UVM_INFO Ex6_comparator.svh(45) @ 110: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=158 Expected value is =Result=158
# UVM_INFO Ex6_comparator.svh(45) @ 130: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=156 Expected value is =Result=156
# UVM_INFO Ex6_comparator.svh(45) @ 150: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=0 Expected value is =Result=0
# UVM_INFO Ex6_comparator.svh(45) @ 170: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=2870 Expected value is =Result=2870
# UVM_INFO Ex6_comparator.svh(45) @ 190: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=42 Expected value is =Result=42
# UVM INFO Ex6 comparator.svh(45) @ 210: uvm test top.m env.sb.cmp [PASS] Actual
value is =Result=60 Expected value is =Result=60
# UVM_INFO Ex6_comparator.svh(45) @ 230: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=525 Expected value is =Result=525
# UVM_INFO Ex6_comparator.svh(45) @ 250: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=0 Expected value is =Result=0
# UVM_INFO Ex6_comparator.svh(45) @ 270: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=153 Expected value is =Result=153
# UVM_INFO Ex6_comparator.svh(45) @ 290: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=8 Expected value is =Result=8
# UVM_INFO Ex6_comparator.svh(45) @ 310: uvm_test_top.m_env.sb.cmp [PASS] Actual
value is =Result=65485 Expected value is =Result=65485
# UVM INFO verilog src/uvm-1.1d/src/base/uvm objection.svh(1268) @ 310: reporter
[TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO Ex6_comparator.svh(63) @ 310: uvm_test_top.m_env.sb.cmp [Ex6_comparator]
#
# *** TEST PASSED - 15 vectors ran, 15 vectors passed ***
```

```
# Coverage of Req: covered = 9, total = 10 (88.89\%)
# Coverage of Instance 8.888889e+01
# --- UVM Report Summary ---
# ** Report counts by severity
#UVM INFO: 21
# UVM_WARNING: 0
# UVM_ERROR: 0
# UVM_FATAL: 0
# ** Report counts by id
# [Ex6_comparator] 1
# [PASS ] 15
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE]
# [UVMTOP] 1
# ** Note: $finish : /soft/Mentor/Questa_10.4/questasim/linux/../verilog_src/uvm-
1.1d/src/base/uvm_root.svh(430)
# Time: 310 ns Iteration: 68 Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at
/soft/Mentor/Questa_10.4/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line
430
quit -sim
```

### 4. References:

- 1. <a href="https://en.wikipedia.org/wiki/PicoBlaze">https://en.wikipedia.org/wiki/PicoBlaze</a>
- 2. http://www.circuitstoday.com/basics-of-microcontrollers