Topic of the project:
Project name: "ASIC design with open source tools"

Developing of an low resolution ADC. As example an 4-Bit ADC with conversion of the thermometer code into binary code.

Steps:

A small CMOS inverter with xschem and the sky130a technology (PDK) and simulate the circuit with ngspice:

Binary Logic level assumption

https://en.wikipedia.org/wiki/Logic_level

Technology	L Voltage	H Voltage	note
CMOS	0 to 30% of Vdd	70% of Vdd to Vdd	Vdd = Supply voltage
	≈0.5 Volt	≈1.25 Volts	Vdd = 1.8 Volts



The above figure is the schematic for 15th threshold point of the analogue part of the ADC. The plot is as follows:



The inverter will switch from logic-high or undefined to logic-zero when input voltage exceeds 1.68 volts. So, for this inverter the threshold is 1.68 volts.

For a 4-bit ADC we need 16 voltage level including zero (0~1.68 volts). The quantization should be 1.68/16=0.112 volts.

Vdd = 1.8 V

Th. 15: 1.680

For calculation the schematic and the plot already mentioned earlier. Remove all source to make symbol from schematic. As the symbol will have to be connected to Vdd and GND, those pins are replaced with Vp and Vn accordingly.







Magic=>before importing netlist to ngspice check LVS net



The simplified schematic is as follows:



The plot is similar to the previous figure.

Th. 14: **1.568**





Rest of the figures are similar to the previous figures.

Th. 13: **1.456:**


SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end
TT_MODEL
V_LH
V_logic_high
1.25
GND
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
VDD
M1
pfet_01v8
nf=1
1 x 6.98 / 0.15
Vin
Vout
M2
nfet_01v8
nf=1
1 x 0.36 / 22
M3
pfet_01v8
nf=1
1 x 6.98 / 0.15
GND


1.456
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 1.456
1.800
0.0
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1
1.2
1.3
1.4
1.5
1.6
1.7

Th. 12: **1.344**


SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end
TT_MODEL
V_LH
V_logic_high
1.25
GND
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
Vin
Vout
VDD
M1
pfet_01v8
nf=1
1 x 19.0 / 0.15
M2
nfet_01v8
nf=1
1 x 0.36 / 20.0
GND


0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 1.344
1.344
1.800
0.0
0.25
0.35
0.45
0.55
0.65
0.75
0.85
0.95
1.05
1.15
1.25
1.35
1.45
1.55
1.65
1.75

Th. 11: **1.232**


V_LH
V_logic_high
1.25
GND
TT_MODEL
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
VDD
M1
pfet_01v8
nf=1
1 x 7.1 / 0.15
Vin
Vout
M2
nfet_01v8
nf=1
1 x 0.36 / 7.1
GND
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end


1.232
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 1.232
1.800
0.0
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1
1.2
1.3
1.4
1.5
1.6
1.7

Th. 10: 1.12


V_LH
V_logic_high
1.25
GND
TT_MODEL
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
VDD
M1
pfet_01v8
G
B
S
D
nf=1
1 x 2.44 / 0.15
Vin
Vout
M2
nfet_01v8
nf=1
1 x 0.36 / 2.44
GND
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end


1.120
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 1.120
1.800
0.0
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1
1.2
1.3
1.4
1.5
1.6
1.7

Th. 9: 1.008


TT_MODEL
V_LH
V_logic_high
1.25
GND
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
VDD
M1
pfet_01v8
nf=1
1 x 0.82 / 0.15
Vout
M2
nfet_01v8
nf=1
1 x 0.36 / 0.84
GND
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end


1.008
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 1.008
1.800
0.0
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1
1.2
1.3
1.4
1.5
1.6
1.7

Th. 8: 0.896


TT_MODEL
V_LH
V_logic_high
1.25
GND
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
VDD
M1
pfet_01v8
nf=1
1 x 0.42 / 0.17
Vout
M2
nfet_01v8
nf=1
1 x 0.362 / 1.2
GND
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end


896.0m
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 896.0m
1.800
0.0
0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1 1.05 1.1 1.15 1.2 1.2

Th. 7: 0.784


V_LH
V_logic_high
1.25
GND
TT_MODEL
VDD
M1
pfet_01v8
nf=1
1 x 0.42 / 0.163
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
Vout
M2
nfet_01v8
nf=1
1 x 1.08 / 0.15
GND
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end


784.1m
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 784.1m
1.800
0.0
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1
1.2
1.3

Th. 6: 0.672


V_LH
V_logic_high
1.25
GND
TT_MODEL
VDD
M1
pfet_01v8
nf=1
1 x 0.42 / 0.73
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
Vout
M2
nfet_01v8
nf=1
1 x 1.08 / 0.15
GND


672.0m
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 672.0m
1.800
0.0
0.48 0.5 0.52 0.54 0.56 0.58 0.6 0.62 0.64 0.66 0.68 0.7 0.72 0.74 0.76 0.78 0.8 0.82 0.84 0.86

Th. 5: 0.56


V_LH
V_logic_high
1.25
GND
TT_MODEL
VDD
M1
pfet_01v8
nf=1
1 x 0.42 / 3.21
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
Vout
M2
nfet_01v8
nf=1
1 x 3.21 / 0.15
GND
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end


560.0m
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 560.0m
1.800
0.0
0.36 0.38 0.4 0.42 0.44 0.46 0.48 0.5 0.52 0.54 0.56 0.58 0.6 0.62 0.64 0.66 0.68 0.7 0.72 0.74 0.76

Th. 4: 0.448


V_LH
V_logic_high
1.25
GND
TT_MODEL
VDD
M3
nfet_01v8
nf=1
1 x 1 / 0.15
M1
pfet_01v8
nf=1
1 x 0.42 / 1.88
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end
V_LL
V_logic_low
0.5
GND
VDD
VDD
1.8
GND
Vin
Vin
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
GND
Vout
M2
nfet_01v8
nf=1
1 x 1.89 / 0.15
GND


448.0m
0: v(v_lh) 1.250
0: v(v_ll) 500.0m
0: v(vout) 500.0m
0: v(vin) 448.0m
1.800
0.0
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1

Th. 3: 0.336


V_LH
V_logic_high
1.25
GND
TT_MODEL
VDD
M3
nfet_01v8
nf=1
1 x 0.36 / 21.1
M1
pfet_01v8
nf=1
1 x 0.42 / 21.1
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end
Vin
Vout
V_LL
V_logic_low
0.5
VDD
1.8
Vin
pulse(0 0.2 0ns 1ns 1ns 5ns 10ns)
M2
nfet_01v8
nf=1
1 x 21.1 / 0.15


336.0m
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 336.0m
1.800
0.0
0
50m
0.1
0.15
0.2
0.25
0.3
0.35
0.4
0.45
0.5
0.55
0.6
0.65
0.7

Th. 2: 0.224


V_LH
TT_MODEL
V_logic_high
1.25
GND
V_LL
V_logic_low
0.5
VDD
1.8
Vin
0
VDD
M6
nfet_01v8
nf=1
1 x 0.36 / 18
M4
V1
M3
pfet_01v8
nf=1
1 x 0.42 / 18
M5
M1
nfet_01v8
nf=1
1 x 18 / 0.15
M2
1 x 17.7 / 0.15
Vout
SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end


224.0m
0: v(v_ll) 500.0m
0: v(v_lh) 1.250
0: v(vout) 500.0m
0: v(vin) 224.0m
1.800
0.0
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
1.1
1.2
1.3

Th. 1: 0.112


SPICE
.dc Vin 0 1.8 0.01
*.tran 1n 30n
.control
run
set color0=white
set color1=black
plot Vin Vout V_LH V_LL
set xbrushwidth=3
.save all
.endc
.end
V_LH
V_logic_high
1.25
GND
TT_MODEL
V_LL
V_logic_low
0.5
VDD
1.8
Vin
0
VDD
M6
M4
V1
M9
V2
nfet_01v8
nf=1
1 x 0.36 / 31.1
M3
M5
M8
pfet_01v8
nf=1
1 x 0.42 / 31.1
M1
M2
M7
nf=1
1 x 31.1 / 0.15
1 x 31.2 / 0.15
Vout



Combined Analog sch.





http://web02.gonzaga.edu/faculty/talarico/vlsi/xschemTut.html

https://ngspice.sourceforge.io/ngspice-control-language-tutorial.html

Alter subckt tutorial—

https://sourceforge.net/p/ngspice/discussion/133842/thread/5ad086c79f

https://sourceforge.net/p/ngspice/discussion/133842/thread/9a75acf2/#bf90/45b3/ea48

Pyspice ngspice interpreter

https://pyspice.fabrice-salvaire.fr/releases/v1.3/examples/ngspice-shared/ngspice-interpreter.html

https://github.com/ashwith/ngspicepy

Read spice raw output data

https://gist.githubusercontent.com/snmishra/27dcc624b639c2626137/raw/742fe0dd59c7b2c41b71a1c8c1c2506d13affc53/rawread.py

ngspice wrapper for python

https://github.com/eps82/lyngspice/wiki

- write some verilog code to convert the thermometer code (from the inverter stages) into the binary code

http://www.asic-world.com/verilog/veritut.html

https://www.youtube.com/playlist?list=PLfGJEQLQIDBN0VsXQ68_FEYyqcym8CTDN

https://github.com/Swagatika-Meher/msvsd2bitcomp

https://www.youtube.com/playlist?list=PLvXKBnlvcSm30Y0zu1765oG_x-ECU8tVG

https://learning.edx.org/course/course-v1:HarveyMuddX+ENGR85A+3T2021/home

https://www.vlsiuniverse.com/digital-thermometer-code-in-verilog-vhdl-flash-adc-binary-encoder/

https://www.classcentral.com/subject/vlsi?free=true

https://www.eng.biu.ac.il/temanad/digital-vlsi-design/

https://www.youtube.com/playlist?list=PLZU5hLL_713x0_AV_rVbay0pWmED7992G

https://youtu.be/BIqLk23hE90?list=PLZU5hLL_713x0_AV_rVbay0pWmED7992G

- get familiar with the yosis syntesis tool to convert the verilog code into a CMOS circuit
- simulate the complete (ultra small) ADC

References:

https://github.com/bluecmd/learn-sky130/blob/main/schematic/xschem/getting-started.md

- What is Schematic Capture and why do we need it?
- What is a process?

Run iverilo/icarus

iverilog file.v

vvp a.out

Vdd = 5 Volt

Vsat_max = 4.616



Vsat_min = 481.3mV



Voltage range = 4.616 – 0.4813 = 4.1347 V

Step voltage = 4.1347/15 = 0.275647

Set. 1: 0.4813

Set. 2: 0.756947



Set. 3: 1.032594



Set. 4: 1.308241

Set. 5: 1.583888

Set. 6: 1.859535

Set. 7: 2.135182

Set. 8: 2.410829

Set. 9: 2.686476

Set. 10: 2.96212

Set. 11: 3.23777

Set. 12: 3.513417

Set. 13: 3.789064

Set. 14: 4.064711

Set. 15: 4.340358

Set. 16: 4.616005