Topic of the project:

Project name: "ASIC design with open source tools"

Developing of an low resolution ADC. As example an 4-Bit ADC with conversion of the thermometer code into binary code.


## Steps:

A small CMOS inverter with xschem and the sky130a technology (PDK) and simulate the circuit with ngspice:


## **Binary Logic level assumption**

https://en.wikipedia.org/wiki/Logic level

Technology	L Voltage	H Voltage	note
CMOS	0 to 30% of Vdd	70% of Vdd to Vdd	Vdd = Supply voltage
	≈0.5 Volt	≈1.25 Volts	Vdd = 1.8 Volts



The above figure is the schematic for 15<sup>th</sup> threshold point of the analogue part of the ADC. The plot is as follows:




The inverter will switch from logic-high or undefined to logic-zero when input voltage exceeds 1.68 volts. So, for this inverter the threshold is 1.68 volts.


For a 4-bit ADC we need 16 voltage level including zero (0 $\sim$ 1.68 volts). The quantization should be 1.68/16=0.112 volts.

#### Vdd = 1.8 V

#### Th. 15: 1.680


For calculation the schematic and the plot already mentioned earlier. Remove all source to make symbol from schematic. As the symbol will have to be connected to Vdd and GND, those pins are replaced with Vp and Vn accordingly.








Magic=>before importing netlist to ngspice check LVS net





The simplified schematic is as follows:



The plot is similar to the previous figure.


Th. 14: 1.568







Rest of the figures are similar to the previous figures.

Th. 13: 1.456:





Th. 12: 1.344







Th. 11: 1.232







Th. 10: 1.12







Th. 9: 1.008







Th. 8: 0.896







Th. 7: 0.784







Th. 6: 0.672







Th. 5: 0.56







Th. 4: 0.448







Th. 3: 0.336







Th. 2: 0.224







Th. 1: 0.112





## **Combined Analog sch.**





http://web02.gonzaga.edu/faculty/talarico/vlsi/xschemTut.html
https://ngspice.sourceforge.io/ngspice-control-language-tutorial.html

#### Alter subckt tutorial—

https://sourceforge.net/p/ngspice/discussion/133842/thread/5ad086c79f
https://sourceforge.net/p/ngspice/discussion/133842/thread/9a75acf2/#bf90/45b3/ea48

## **Pyspice ngspice interpreter**

https://pyspice.fabrice-salvaire.fr/releases/v1.3/examples/ngspice-shared/ngspice-interpreter.html

https://github.com/ashwith/ngspicepy

### Read spice raw output data

 $\frac{https://gist.githubusercontent.com/snmishra/27dcc624b639c2626137/raw/742fe0dd59c7b2}{c41b71a1c8c1c2506d13affc53/rawread.py}$ 

#### ngspice wrapper for python

https://github.com/eps82/lyngspice/wiki

write some verilog code to convert the thermometer code (from the inverter stages) into the binary code

http://www.asic-world.com/verilog/veritut.html

https://nandland.com/introduction-to-verilog-for-beginners-with-code-examples/

https://www.youtube.com/playlist?list=PLfGJEQLQIDBN0VsXQ68\_FEYyqcym8CTDN

https://github.com/Swagatika-Meher/msvsd2bitcomp

#### **ALIGN Tool-**

https://www.youtube.com/playlist?list=PLvXKBnlvcSm30Y0zu1765oG\_x-ECU8tVG

https://learning.edx.org/course/course-v1:HarveyMuddX+ENGR85A+3T2021/home

https://www.vlsiuniverse.com/digital-thermometer-code-in-verilog-vhdl-flash-adc-binary-encoder/

https://www.classcentral.com/subject/vlsi?free=true

https://www.eng.biu.ac.il/temanad/digital-vlsi-design/

https://www.youtube.com/playlist?list=PLZU5hLL\_713x0\_AV\_rVbay0pWmED7992G

https://youtu.be/BlqLk23hE90?list=PLZU5hLL 713x0 AV rVbay0pWmED7992G

# get familiar with the yosis syntesis tool to convert the verilog code into a CMOS circuit

https://www.mehmetburakaykenar.com/synthesis-n-bit-counter-with-open-source-yosys-synthesizer/294/

https://github.com/spdy1895/RTL synthesis using sky130

https://github.com/Imellal/RTL-workshop-Sky130-PDK


After install YoSys (see the bash file in the repository), run the following commands—

>> yosys // open yosys console in terminal


>> read liberty -lib

/usr/local/share/pdk/sky130A/libs.ref/sky130\_fd\_sc\_hs/lib/sky130\_fd\_sc\_hs\_tt\_025C\_1v89.lib

#### // reading the suitable liberty file (see the screenshot below)




#### >> read\_verilog therm\_code.v // read the verilog file



## >> abc -liberty /usr/local/share/pdk/sky130A/libs.ref/sky130\_fd\_sc\_hs/lib/sky130\_fd\_sc\_hs\_\_tt\_025C\_1v89.lib

>> flatten  $\ \ //\ \ //$  to invoke flat synthesis after netlist generation  $\ //\$  netlist generation




>> write\_verilog therm.v // write the generated netlist to a new moule/verilog file for verification

0r

>> write\_verilog -noattr therm.v // // to write verilog netlist without attributes(clean)

Optimize:

- >> flatten
- >> opt\_clean -purge // running optimization
- >> show



>> abc -liberty
/usr/local/share/pdk/sky130A/libs.ref/sky130\_fd\_sc\_hs/lib/sky130\_fd\_sc\_hs\_\_tt
\_025C\_1v89.lib

- simulate the complete (ultra small) ADC

#### References:

https://github.com/bluecmd/learn-sky130/blob/main/schematic/xschem/getting-started.md

Run iverilo/icarus
iverilog file.v
vvp a.out