

# STPM32, STPM33, STPM34

# ASSP for metering applications with up to four independent 24-bit 2<sup>nd</sup> order sigma-delta ADCs, 4 MHz OSF and 2 embedded PGLNA

Datasheet - production data





QFN24L 4x4x1

QFN32L 5x5x1

#### **Features**

- Active power accuracy:
  - <0.1% error over 5000: 1 dynamic range</p>
  - <0.5% error over 10000: 1 dynamic range</p>
- Exceeds 50-60 Hz EN 50470-x, IEC 62053-2x, ANSI12.2x standard requirements for AC watt meters
- Reactive power accuracy:
  - <0.1% error over 2000:1 dynamic range
- Dual mode apparent energy calculation
- Instantaneous and averaged power
- RMS and instantaneous voltage and current
- Under and overvoltage detection (sag and swell) and monitoring
- Overcurrent detection and monitoring
- UART and SPI serial interface with programmable CRC polynomial verification
- · Programmable LED and interrupt outputs
- Four independent 24-bit 2<sup>nd</sup> order sigma-delta ADCs
- Two programmable gain chopper stabilized low-noise and low-offset amplifiers
- Bandwidth 3.6 kHz @ -3 dB
- V<sub>cc</sub> supply range 3.3 V±10%
- Supply current I<sub>cc</sub> 4 mA (STPM32)
- Input clock frequency 16 MHz, Xtal or external source

- Twin precision voltage reference: 1.23 V with independent programmable TC, 10 ppm/°C typ.
- Internal low drop regulator @ 3 V (typ.)
- QFN packages
- Operating temperature -40 °C~+85 °C

### **Description**

The STPM3x is an ASSP family designed for high accuracy measurement of power and energies in power line systems using the Rogowski coil, current transformer or shunt current sensors. The STPM3x provides instantaneous voltage and current waveforms and calculates RMS values of voltage and currents, active, reactive and apparent power and energies. The STPM3x is a mixed signal IC family consisting of an analog and a digital section. The analog section consists of up to two programmable gain low-noise low-offset amplifiers and up to four 2<sup>nd</sup> order 24-bit sigmadelta ADCs, two bandgap voltage references with independent temperature compensation, a low drop voltage regulator and DC buffers. The digital section consists of digital filtering stage, a hardwired DSP, DFE to the input and a serial communication interface (UART or SPI). The STPM3x is fully configurable and allows a fast digital system calibration in a single point over the entire current dynamic range.

Table 1. Device summary

Order codes	Package	Packaging
STPM34TR	QFN32L 5x5x1	Tape and reel
STPM33TR	QFN32L 5x5x1	Tape and reel
STPM32TR	QFN24L 4x4x1	Tape and reel

# **Contents**

1	Sch	ematic o	diagram	8
2	Pin (	configu	ration	11
3	Abs	olute ma	aximum ratings	15
4	Elec	trical ch	naracteristics	16
	4.1	Pin pro	ogrammability	19
5	Турі	cal appl	lication example	21
6	Term	ninology	y	24
	6.1	Conve	ntions	24
	6.2	Measu	rement error	24
	6.3	ADC o	offset error	24
	6.4	Gain e	rror	24
7	Турі	cal perf	ormance characteristics	25
8	The	ory of o	peration	28
	8.1	Genera	al operation description	28
	8.2		onal description of the analog part	
		8.2.1	Power management section	
		8.2.2	Analog front end	
		8.2.3	Clock generator	33
		8.2.4	Power-on-reset (POR) and enable (EN)	34
	8.3	Function	onal description of the digital part	35
		8.3.1	Digital front end (SDSx bits)	36
		8.3.2	Decimation block	36
		8.3.3	Filter block	36
	8.4	Function	onal description of hardwired DSP	38
		8.4.1	Active power and energy calculation	41
		8.4.2	Fundamental active power and energy calculation	41
		8.4.3	Reactive power and energy calculation	42



		8.4.4	Apparent active power and energy calculation	44
		8.4.5	Sign of power	45
		8.4.6	Calculation of power and energy	46
		8.4.7	RMS calculation	48
		8.4.8	Zero-crossing signal	51
		8.4.9	Phase meter	52
		8.4.10	Tamper detection	58
		8.4.11	AH accumulation	59
		8.4.12	Status bits, event bits and interrupt masks	60
	8.5	Function	onal description of communication peripheral	63
	8.6	Comm	unication protocol	64
		8.6.1	Synchronization and remote reset functionality	65
		8.6.2	SPI peripheral	66
		8.6.3	UART peripheral	69
		8.6.4	UART/SPI status register and interrupt control register	72
9	Appl	ication	design and calibration	75
	9.1	Applica	ation design	75
		9.1.1	Example: current transformer case	76
	9.2	Applica	ation calibration	78
		9.2.1	Voltage and current calibration (CHVx, CHIx bits)	78
		9.2.2	Phase calibration (PHVx, PHCx bits)	
		9.2.3	Power offset calibration (OFAx, OFAFx, OFRx, OFSx bits) .	83
10	Regi	ster ma	ıp	84
	10.1	Registe	er map graphical representation	85
	10.2	•	uration register	
	10.3	_	SPI registers	
	10.4		egisters	
4.4	D. al-			
11		•	echanical data	
	11.1		4L 4x4x1 mm 0.5 pitch	
	11.2	QFN32	2L 5x5x1 mm 0.5 pitch	128
12	Revi	sion his	story	130



# List of tables

Table 1.	Device summary	1
Table 2.	STPM34, STPM33, STPM32 pin description	13
Table 3.	Absolute maximum ratings	15
Table 4.	Thermal data	15
Table 5.	Electrical characteristics	16
Table 6.	Programmable pin functions	19
Table 7.	Suggested external components in metering applications	23
Table 8.	Convention table	
Table 9.	Temperature compensation parameter typical values	30
Table 10.	Current channel input preamplifier gain selection	31
Table 11.	Clock tree	33
Table 12.	LPWx bits	39
Table 13.	STPM3x internal parameters	46
Table 14.	STPM3x basic calculations	47
Table 15.	STPM3x current voltage LSB values	50
Table 16.	Voltage sag	56
Table 17.	Voltage swell	57
Table 18.	Current swell	58
Table 19.	Tamper tolerance setting	58
Table 20.	AH accumulator LSB	60
Table 21.	Live events	61
Table 22.	Status register	62
Table 23.	Communication pin description	63
Table 24.	Communication session structures	64
Table 25.	SPI control register	67
Table 26.	LSBfirst example	68
Table 27.	LSBfirst and MISO line	68
Table 28.	LSBfirst programming	68
Table 29.	CRCenable programming	68
Table 30.	UART control register US_REG1	
Table 31.	UART control register US_REG2	71
Table 32.	Baud rate register examples	72
Table 33.	UART/SPI status and interrupt control register	
Table 34.	Example 1 design data	76
Table 35.	Example 1 calculated data	77
Table 36.	LPWx bits, Cp, LSB <sub>P</sub> and LSB <sub>E</sub> relationships	
Table 37.	Calibration target values	79
Table 38.	Calibrator calculation	79
Table 39.	Phase-delay	
Table 40.	Phase compensation	81
Table 41.	Power offset LSB	
Table 42.	Register map	
Table 43.	Register map legend	
Table 44.	DSP control register 1 (DSP_CR1)	
Table 45.	DSP control register 2 (DSP_CR2)	
Table 46.	DSP control register 3 (DSP_CR3)	
Table 47.	DSP control register 4 (DSP_CR4)	
Table 18	DSP control register 5 (DSP, CR5)	105



Table 49.	DSP control register 6 (DSP_CR6)	106
Table 50.	DSP control register 7 (DSP_CR7)	107
Table 51.	DSP control register 8 (DSP_CR8)	
Table 52.	DSP control register 9 (DSP_CR9)	109
Table 53.	DSP control register 10 (DSP_CR10)	
Table 54.	DSP control register 11 (DSP_CR11)	
Table 55.	DSP control register 12 (DSP_CR12)	112
Table 56.	Digital front end control register 1 (DFE_CR1)	113
Table 57.	Digital front end control register 2 (DFE_CR2)	114
Table 58.	DSP interrupt control mask register 1 (DSP_IRQ1)	115
Table 59.	DSP interrupt control mask register 2 (DSP_IRQ2)	116
Table 60.	DSP status register 1 (DSP_SR1)	117
Table 61.	DSP status register 2 (DSP_SR2)	118
Table 62.	UART/SPI control register 1 (US_REG1)	119
Table 63.	UART/SPI control register 2 (US_REG2)	120
Table 64.	UART/SPI control register 3 (US_REG3)	121
Table 65.	DSP live event 1 (DSP_EV1)	122
Table 66.	DSP live event 2 (DSP_EV2)	123
Table 67.	QFN24L 4x4x1 mm 0.5 pitch mechanical data	127
Table 68.	QFN32L 5x5x1 mm 0.5 pitch mechanical data	
Table 69.	Revision history	130



# **List of figures**

Figure 1.	STPM34 block diagram	. 8
Figure 2.	STPM33 block diagram	. 9
Figure 3.	STPM32 block diagram	10
Figure 4.	STPM34 pinout (top view), QFN32L 5x5x1	11
Figure 5.	STPM33 pinout (top view), QFN32L 5x5x1	12
Figure 6.	STPM32 pinout (top view), QFN24L 4x4x1	12
Figure 7.	SPI timings	
Figure 8.	STPM34 application schematic	
Figure 9.	Active energy error vs. current gain=2x integrator off	25
Figure 10.	Active energy error vs. current gain=16x integrator off	
Figure 11.	Active energy error vs. frequency gain=2x integrator off	
Figure 12.	Active energy error vs. current gain=16x integrator off	
Figure 13.	Reactive energy error vs. current gain=2x integrator off	
Figure 14.	Reactive energy error vs. current gain=16x integrator off	
Figure 15.	Reactive energy error vs. frequency gain=2x integrator off	
Figure 16.	Reactive energy error vs. frequency gain=16x integrator off	
Figure 17.	Active energy error vs. current gain=16x integrator on	
Figure 18.	Reactive energy error vs. current gain=16x integrator on	
Figure 19.	Power management internal connection scheme and polarization	
Figure 20.	Temperature compensation typical curves	
Figure 21.	Analog front end internal scheme	
Figure 22.	Block diagram of the modulator	
Figure 23.	Different oscillator circuits (a): with quartz; (b): with external source	33
Figure 24.	Clock feed for multiple devices	
Figure 25.	Power-on-reset sequence	
Figure 26.	DSP block functional description	36
Figure 27.	Filter block diagram	
Figure 28.	DSP block diagram	40
Figure 29.	Active power and energy calculation block diagram	41
Figure 30.	Fundamental active power and energy calculation block diagram	
Figure 31.	Reactive power and energy calculation block diagram	
Figure 32.	Apparent power and energy calculation block diagram	45
Figure 33.	Power sign status bit delay	
Figure 34.	RMS block	49
Figure 35.	Zero-crossing generation	51
Figure 36.	Zero-crossing signal	51
Figure 37.	Phase meter	
Figure 38.	Sag and swell detection blocks	54
Figure 39.	Sag detection process	55
Figure 40.	Swell detection process	56
Figure 41.	AH accumulation block	59
Figure 42.	AH accumulation thresholds	59
Figure 43.	Single communication time frame	65
Figure 44.	Memory data organization	
Figure 45.	Latching and reset through SYN pulses	66
Figure 46.	Latching through SYN pulses	66
Figure 47.	UART frame	70
Figure 48	Phase shift error	Ω1



### STPM32, STPM33, STPM34

### List of figures

Figure 49.	QFN24L 4x4x1 mm 0.5 pitch drawings	126
Figure 50.	QFN24L 4x4x1 recommended footprint	127
Figure 51.	QFN32L 5x5x1 mm 0.5 pitch drawings	128



# 1 Schematic diagram




Figure 1. STPM34 block diagram




Figure 2. STPM33 block diagram




Figure 3. STPM32 block diagram

# 2 Pin configuration

31 MOSI/RXD 30 SCL 29 SCS 28 SYN 24 NC **CLKOUT/ZCR** 23 VCC CLKIN/XTAL2 2 22 GND\_REG XTAL1 3 LED1 4 21 VDDA STPM34 LED2 5 20 GNDA INT1 19 VREF2 6 18 GND\_REF INT2 7 EN 8 17 VREF1 VIP1 9 VIN1 10 IIN2 13 IIN2 15 VIN2 15 VIP2 16 GIPG1303141253LM

Figure 4. STPM34 pinout (top view), QFN32L 5x5x1






Figure 5. STPM33 pinout (top view), QFN32L 5x5x1





47/

Table 2. STPM34, STPM33, STPM32 pin description

STPM34	STPM33	STPM32	Name	Description and multiplexed function	Voltage range	Functional section
1	1	1	CLKOUT/ZCR	Zero-crossing system clocks	From 0 to V <sub>CC</sub>	Multifunctional
2	2	2	CLKIN/XTAL2	Input of external clock external crystal input 2	From 0 to V <sub>CC</sub>	Oscillator
3	3	3	XTAL1	External crystal input 1	From 0 to V <sub>CC</sub>	Oscillator
4	4	4	LED1	Pulse output 1 primary current SD bitstream	From 0 to V <sub>CC</sub>	Multifunctional
5	5	5	LED2	Pulse output 2 secondary current SD bitstream	From 0 to V <sub>CC</sub>	Multifunctional
6	6	6	INT1	Interrupt 1 primary voltage SD bitstream	From 0 to V <sub>CC</sub>	Multifunctional
7	7		INT2	Interrupt 2 secondary voltage SD bitstream	From 0 to V <sub>CC</sub>	Multifunctional
8	8	7	EN	Enable	From 0 to V <sub>CC</sub>	Signal
9	9	8	VIP1	Positive voltage primary input	From -0.3 V to 0.3 V	Signal
10	10	9	VIN1	Negative voltage primary input	From -0.3 V to 0.3 V	Signal
11	11	10	IIP1	Negative current primary input	From -0.3 V to 0.3 V	Signal
12	12	11	IIN1	Positive current primary input	From -0.3 V to 0.3 V	Signal
13	13		IIN2	Negative current secondary input	From -0.3 V to 0.3 V	Signal
14	14		IIP2	Positive current secondary input	From -0.3 V to 0.3 V	Signal
15	-		VIN2	Negative voltage secondary input	From -0.3 V to 0.3 V	Signal
16	-		VIP2	Positive voltage secondary input	From -0.3 V to 0.3 V	Signal
17	17	12	VREF1	Output of voltage reference 3.0 V	From 1.16 V to 1.24 V	Power
18	18	13	GND_REF	Analog ground of VREF		Power
19	19		VREF2	Output of voltage reference 2	From 1.16 V to 1.24 V	Power
20	20	14	GNDA	Analog ground (shield)		Power
21	21	15	VDDA	Output of voltage regulator	3.0 V	Power
22	22	16	GND_REG	Ground		Power



Table 2. STPM34, STPM33, STPM32 pin description (continued)

STPM34	STPM33	STPM32	Name	Description and multiplexed function	Voltage range	Functional section
23	23	17	VCC	Voltage supply	From 3.0 V to 3.6 V	Power
24	15, 16, 24, 25	-	N.C.	Not connected		
25, 26	26	18	GNDD	Digital ground		Power
27	27	19	VDDD	Output of voltage regulator 1.2 V	1.2 V	Power
28	28	20	SYN	Synchronization pin	From 0 to V <sub>CC</sub>	SPI
29	29	21	SCS	Chip-select SPI/UART select	From 0 to V <sub>CC</sub>	SPI/UART
30	30	22	SCL	SPI clock	From 0 to V <sub>CC</sub>	SPI
31	31	23	MOSI/RXD	SPI master OUT slave IN UART RX	From 0 to V <sub>CC</sub>	SPI/UART
32	32	24	MISO/TXD	SPI master IN slave OUT UART TX	From 0 to V <sub>CC</sub>	SPI/UART

# 3 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC input voltage	-0.3 to 4.2	V
V <sub>ID</sub>	Any pin input voltage	-0.3 to V <sub>CC</sub> + 0.3	V
V <sub>IA</sub>	Analog pin input voltage (VIP, VIN, IIP, IIN)	-0.7 to 0.7	V
ESD	Human body model (all pins)	±2	kV
I <sub>LATCH</sub>	Current injection latch-up immunity	100	mA
T <sub>OP</sub>	Operating junction temperature range	-40 to 85	°C
T <sub>j</sub>	Junction temperature	-40 to 150	°C
T <sub>STG</sub>	Storage temperature range	-55 to 150	°C

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 4. Thermal data

Symbol	Parameter	Package	Value	Unit	
R <sub>thJA</sub>	Thermal resistance junction-ambient	QFN32L 5x5x1	30	°C/W	
		QFN24L 4x4x1	20	3C/W	

Note:

This value is referred to single-layer PCB, JEDEC standard test board.

# 4 Electrical characteristics

 $\rm V_{CC}$  = 3.3 V, C<sub>L</sub>=1  $\mu\rm F$  between V<sub>DDA</sub> and GND\_REG, C<sub>L</sub> = 4.7  $\mu\rm F$  between V<sub>DDD</sub> and GNDD, C<sub>L</sub>= 22  $\mu\rm F$  between V<sub>CC</sub> and GND, C<sub>L</sub> = 100 nF between VREF1, 2 and GNDREF, F<sub>CLK</sub> = 16 MHz, T<sub>AMB</sub> = 25 °C, EN = V<sub>CC</sub>, SPI/UART not used, unless otherwise specified.

Table 5. Electrical characteristics

No operating current   STPM32   STPM33   STPM34   STPM3	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VCC	General sect	tion			•	•	
Nominal frequency   STPM33   STPM34	V <sub>CC</sub>			2.95	3.3	3.65	V
STPM34   5.5			STPM32		3.9		
FCLK   Nominal frequency   16   M   M	$I_{CC}$	Operating current	STPM33		4.6		mA
Power management (VDDA, VDDD, GNDA, GNDD, GND_REG, EN)			STPM34		5.5		
V_{POR   Power-on-reset on V_{CC   I_{STBY   Standby current consumption   EN=GND   50   10   10   10   10   10   10   10	F <sub>CLK</sub>	Nominal frequency			16		MHz
Standby current consumption   EN=GND   50   10   10   10   10   10   10   10	Power mana	gement (VDDA, VDDD, C	GNDA, GNDD, GND_REG, EN)		•	•	
Notation	V <sub>POR</sub>	Power-on-reset on V <sub>CC</sub>			2.5		V
VDDA         voltage         2.65           VDDD         Digital regulated voltage         1.2           PSRRREGS         Power supply rejection ratio (1)         50 Hz           On-chip reference voltage (VREF1, VREF2)           VREF         Reference voltage         No load on VREF TC = 010 (default)         1.18           TC         Temperature coefficient(2)         Default         30         PP           TCstep         TC programmable step(2)         ±25         PP           Analog inputs (VIP1, VIN1, VIP2, VIN2, IIP1, IIN1, IIP2, IIN2)         -300         +300           VMAX         Maximum input signal levels         Current channels (IIP1-IIN1, IIP2-IIN2) Gain 2X Gain 4X Gain 8X Gain 4X Gain 8X Gain 16X         -37.5         +300 +150 H75	I <sub>STBY</sub>		EN=GND		50		uA
PSRR_REGS   Power supply rejection ratio (1)   50 Hz   50   50   60   60	$V_{DDA}$				2.85		V
Value	$V_{DDD}$				1.2		V
VREF         Reference voltage         No load on VREF, TC = 010 (default)         1.18           TC         Temperature coefficient <sup>(2)</sup> Default         30         pp           TCstep         TC programmable step <sup>(2)</sup> ±25         pp           Analog inputs (VIP1, VIN1, VIP2, VIN2, IIP1, IIN1, IIP2, IIN2)         Voltage channels (VIP1-VIN1, VIP2-VIN2)         -300         +300           VMAX         Maximum input signal levels         Current channels (IIP1-IIN1, IIP2-IIN2) Gain 2X Gain 4X Gain 8X Gain 8X Gain 16X         -75         +300 +150 H75 Gain 16X	PSRR <sub>REGS</sub>		50 Hz		50		dB
T <sub>C</sub> Temperature coefficient <sup>(2)</sup> Default         30         pp           T <sub>Cstep</sub> TC programmable step <sup>(2)</sup> ±25         pp           Analog inputs (VIP1, VIN1, VIP2, VIN2, IIP1, IIN1, IIP2, IIN2)         Voltage channels (VIP1-VIN1, VIP2-VIN2)         -300         +300           Maximum input signal levels         Gain 2X Gain 4X Gain 8X Gain 16X         -75 H75         +75 H75	On-chip refe	rence voltage (VREF1, V	REF2)		•		
TC     Coefficient(2)   Default   30	V <sub>REF</sub>	Reference voltage	No load on V <sub>REF</sub> , TC = 010 (default)		1.18		V
Analog inputs (VIP1, VIN1, VIP2, VIN2, IIP1, IIN1, IIP2, IIN2)  VMAX  Maximum input signal levels  Maximum input signal levels  VMAX  Maximum input signal levels  Voltage channels (VIP1-VIN1, VIP2-VIN2)  Current channels (IIP1-IIN1, IIP2-IIN2)  Gain 2X  Gain 4X  Gain 8X  Gain 8X  Gain 16X  Gain 16X  -37.5	T <sub>C</sub>	Temperature coefficient <sup>(2)</sup>	Default		30		ppm/°
V <sub>MAX</sub> Maximum input signal levels         Voltage channels (VIP1-VIN1, VIP2-VIN2)         -300         +300           Current channels (IIP1-IIN1, IIP2-IIN2)         -300         +300         +300           Gain 2X         -300         +150         +150           Gain 4X         -75         +75           Gain 16X         -37.5         +37.5	T <sub>Cstep</sub>				±25		ppm/°
V <sub>MAX</sub> Maximum input signal levels  Maximum input signal levels  Current channels (IIP1-IIN1, IIP2-IIN2) Gain 2X Gain 4X Gain 4X Gain 8X Gain 16X  Gain 16X  -300  +300  +300  +300  +300  -300  +300  +300  -300  +300  -300  +300  +300  -300  +300  -300  -300  +300  -300  +300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300  -300	Analog input	ts (VIP1, VIN1, VIP2, VIN	2, IIP1, IIN1, IIP2, IIN2)		•	•	
V <sub>MAX</sub> Maximum input signal levels       Gain 2X       -300       +300         Gain 4X       -150       +150       n         Gain 8X       -75       +75       +37.5         Gain 16X       -37.5       +37.5			` ` `	-300		+300	V
V <sub>off</sub> Amplifier offset <sup>(2)</sup> Shorted and grounded input 1 n	V <sub>MAX</sub>		Gain 2X Gain 4X Gain 8X	-150 -75		+150 +75	mV
OII   1	V <sub>off</sub>	Amplifier offset <sup>(2)</sup>	Shorted and grounded input		1		mV



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Z <sub>Vin</sub>	Voltage channel input impedance <sup>(1)</sup>			8		МΩ
Z <sub>lin</sub>	Current channel input differential impedance <sup>(1)</sup>	Gain 2X Gain 4X Gain 8X Gain 16X		90 170 300 510		kΩ
G <sub>ERR</sub>	Channel gain error	Input V <sub>MAX</sub> /2		±5		%
	Crosstalk <sup>(1)</sup>	Voltage to current channels		-120		dB
	Grossiaik.	Current to voltage channels		-120		ub
Digital I/O (C	CLKOUT/ZCR, XTAL1, C	LKIN/XTAL2, LED1, LED2, INT1, INT2)				
V <sub>IH</sub>	Input high-voltage		0.75 V <sub>CC</sub>		3.3	V
V <sub>IL</sub>	Input low-voltage	V <sub>CC</sub> = 3.2 V	-0.3		0.6	V
V <sub>OH</sub>	Output high-voltage	$I_O = -1$ mA, $C_L = 50$ pF, $V_{CC} = 3.2$ V	V <sub>CC</sub> -0.4			V
V <sub>OL</sub>	Output low-voltage	I <sub>O</sub> = +1 mA, C <sub>L</sub> = 50 pF, V <sub>CC</sub> = 3.2 V			0.4	V
Energy mea	surement accuracy					
AD	Active power	Over dynamic range 5000:1, PGA = 2 to 16		0.1		
AP		Over dynamic range 10000:1, PGA = 2 to 16		0.5		%
RP	Reactive power	Over dynamic range 2000:1, PGA = 2 to 16		0.1		
RMS	Voltage RMS	Over dynamic range 1:200		0.5		%
Current RMS		Over dynamic range 1:500		0.5		
f <sub>BW</sub>	Effective bandwidth	-3dB, HPF = 1	4		3600	Hz
Sigma-delta	ADC performance					
OSF	Oversampling frequency			4		MHz
DR	Decimation ratio			1/512		
F <sub>s</sub>	Sampling frequency			7.8125		kHz
FBW	Flat band	<0.05 dB allowed ripple 2				kHz
BW	Effective bandwidth	-3 dB, HPF=0	0		3600	Hz
DC measure	ment accuracy					
PSRR <sub>AC</sub>	Power supply AC rejection <sup>(2)</sup>	wer supply AC ection $^{(2)}$ Voltage input shorted Current input shorted $V_{CC} = 3.3 \ V \pm 150 \ mVp @ 1 \ kHz$		65		dB



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t_en	Time between selection and clock		50			ns
t_clk	Clock period		50			ns
t_cpw	Clock pulse width		25			ns
t_setup	Set-up time before slave sampling		10			ns
t_hold	Hold time after slave sampling		40			ns
UART timing	gs <sup>(3)</sup>		•			
t <sub>1</sub>		CS enable to RX start	5			ns
t <sub>2</sub>		Stop bit to CS disable	1			μs
t <sub>3</sub>		CS disable to TX idle hold time			250	ns
SYN timings	3(3)					
t_ltch	Time between deselection and latch		20			ns
t_lpw	Latch pulse width		4			μs
t_w	Time between two consecutive latch pulses		4			μs
t_rpw	Reset pulse width		4			μs
t_rel	Time between pulse and selection		40			ns

<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> Guaranteed by characterization.

<sup>3.</sup> Guaranteed by application.




Figure 7. SPI timings

# 4.1 Pin programmability

**Table 6. Programmable pin functions** 

Name	Multiplexed function	Functional description	I/O	
	System clock signal	Clock signals (DCLK, SCLK, MCLK, CLKIN)		
CLKOUT/ZCR	Zero-crossing	Line voltage/current zero-crossing	Output	
		Primary channel energies (A, AF, R, S) <sup>(1)</sup>		
	Programmable pulse 1	Programmable pulse 1 Secondary channel energies (A, AF, R, S)		
LED1		Primary ± secondary channel energies (A, Al R, S)		Output
	SD out current (DATI1)	Sigma-delta bitstream of primary current channel		
		Primary channel energies (A, AF, R, S)		
	Programmable pulse 2	Programmable pulse 2 Secondary channel energies (A, AF, R, S)		
LED2		Primary ± secondary channel energies (A, AF, R, S)	Output	
	SD current (DATI2)	Sigma-delta bitstream of secondary current channel		

Table 6. Programmable pin functions (continued)

Name	Multiplexed function	Functional description	I/O	
INT1	Interrupt	Programmable interrupt 1	Output	
IINTI	SD voltage (DATV1)	Sigma-delta bitstream of primary voltage	Output	
INT2	Interrupt	Programmable interrupt 2	0	
IINTZ	SD out voltage (DATV2)	Sigma-delta bitstream of secondary voltage	Output	
SCS	SPI/UART select Serial port selection at power-up		Output	
303	Chip-select	SPI/UART chip-select	Output	
MOSI/DVD	SPI master OUT slave IN	SPI	Input	
MOSI/RXD	UART RX	UART	Input	
MISO/TXD	SPI master IN slave OUT	SPI	Output	
IVIIOU/TAD	UART TX	UART	Output	

<sup>1.</sup> A: active wideband; AF: active fundamental; R: reactive; S: apparent.



# 5 Typical application example

*Figure 8* below shows the reference schematic of an application with the following properties:

- Constant pulses C<sub>P</sub> = 43000 imp/kWh
- I<sub>NOM</sub> = 5 A
- I<sub>MAX</sub> = 90 A

Typical values for current sensor sensitivity are indicated in *Table 7*.

For more information about the application dimensioning and calibration please refer to *Section 9*.






Figure 8. STPM34 application schematic



Table 7. Suggested external components in metering applications

Function	Component	Description	Value	Tole	erance	Unit
Line voltage	Resistor	R to R ratio V <sub>RMS</sub> =230 V	1:1650	±±	50 ppm/°C	V/V
interface	divider	R to R ratio V <sub>RMS</sub> =110 V 1:830		1%	50 ppm/ C	V/V
	Rogowski coil	Current to voltage ratio K <sub>S</sub>	0.15	±± 5%		
Line current interface	СТ		2.4	±± 5%	50 ppm/°C	mV/A
	Shunt		0.3	<del>±±</del> 5%		

Note: Above listed components refer to typical metering applications. The STPM3x operation is not limited to the choice of these external components.



# 6 Terminology

#### 6.1 Conventions

The lowest analog and digital power supply voltage is named GND and represents the system ground. All voltage specifications for digital input/output pins are referred to GND. The highest power supply voltage is named  $V_{CC}$ . The highest core power supply is internally generated and is named  $V_{DDA}$ . Positive currents flow to a pin. Sinking current means that the current is flowing to the pin and it is positive. Sourcing current means that the current is flowing out of the pin and it is negative. A positive logic convention is used in all equations.

Туре	Convention	Example	
Pins	All capitals	VDDA	
Internal signal	All capitals are italic	VDDA	
Configuration bit	All capitals are underlined	ROC1	
Register name	All capitals are bold	DSP_CR1	

Table 8. Convention table

### 6.2 Measurement error

The power measurement error is defined by the following equation:

#### **Equation 1**

$$e\% = \frac{measuredpower - truepower}{truepower}$$

All measurements come from the comparison with a higher class power (0.02% error) meter reference. Output bitstream of modulator is indicated as *bsV* and *bsC* for voltage and current channel respectively.

#### 6.3 ADC offset error

This is the error due to DC component associated with the analog inputs of the A/D converters. Due to the internal automatic DC offset cancellation, the STPM3x measurement is not affected by DC components in voltage and current channel. DC offset cancellation is implemented in DSP thanks to a dedicated HPF.

#### 6.4 Gain error

The gain error is due to the signal channel gain amplifiers. This is the difference between the measured ADC code and the ideal output code. The difference is expressed as percentage of the ideal code.




# 7 Typical performance characteristics

Active energy error is measured at T= 25 °C, over phi (0°, 60°, -60°)

Reactive energy error is measured at T= 25 °C, over phi (90°, -90°, 60°, -60°)

Figure 9. Active energy error vs. current gain=2x integrator off

Figure 10. Active energy error vs. current gain=16x integrator off







Figure 11. Active energy error vs. frequency gain=2x integrator off

Figure 12. Active energy error vs. current gain=16x integrator off







Figure 13. Reactive energy error vs. current gain=2x integrator off

Figure 14. Reactive energy error vs. current gain=16x integrator off







Figure 15. Reactive energy error vs. frequency gain=2x integrator off Figure 16. Reactive energy error vs. frequency gain=16x integrator off








Figure 17. Active energy error vs. current gain=16x integrator on

Figure 18. Reactive energy error vs. current gain=16x integrator on





## 8 Theory of operation

### 8.1 General operation description

The STPM3x product family measures up to two line voltages and two line currents to perform active, reactive and apparent power and energy, RMS and instantaneous values, and line frequency information measurement of a single, split or poly-phase metering system.

The STPM3x generates up to two independent train pulse output signals proportional to the active, reactive, apparent or cumulative power. It also generates up to two programmable interrupt output signals.

The internal register map and the configuration registers can be accessed by SPI or UART interface.

The STPM3x converts analog signals, through four independent channels in parallel via sigma-delta analog-to-digital converters, into a binary stream of sigma-delta signals with the appropriate not overlapped control signal generator.

This technique fits to measure electrical line parameters (voltage and current) via analog signals from voltage sensors and current sensors (inductive Rogowski coil, current transformer or shunt resistors). Current channel inputs are connected, through external antialiasing RC filter, to a Rogowski coil or current transformer (CT) or shunt current sensor which converts line current into the appropriate voltage signal. Each current channel includes a low-noise voltage preamplifier with a programmable gain. Voltage channels are connected to a line voltage modulator (ADC). All channels have quiescent zero signal point on GND, so the STPM3x samples differential signals on both channels with their zero point around GND.

The converted sigma-delta signals feed an internal decimation filter stage that decimates 4 MHz bitstreams of a factor 512 allowing a 3.6 kHz bandwidth at -3 dB. The 24-bit voltage and current data feed an internal configurable filtering block and the hardwired DSP that performs the final computation of metrology quantities.

The STPM3x also includes two programmable temperature compensated bandgap reference voltage generators and low drop supply voltage regulator. All reference voltages are designed to eliminate the channel crosstalk.

The mode of operation and configuration of the device can be selected by dedicated configuration registers.

### 8.2 Functional description of the analog part

The analog part of the STPM3x consists of the following sections:

- Power management section:
  - Reference voltage generators with programmable independent temperature compensation
  - +3 V low drop supply voltage regulator
  - +1.2 V low drop supply voltage regulator
- Analog front end section:
  - Preamplifiers in the two current channels
  - 2<sup>nd</sup> order sigma-delta modulators
- Clock generator
- Power-on-reset (POR)

### 8.2.1 Power management section

Supply pins for the analog part are: VCC, VDDA, VDDD and GND.

GND pins represent the reference point.

VCC pin is the power supply input namely +3.3 V to GND\_REG, it has to be connected to GND\_REG via a 100  $\mu$ F capacitor.

VDDA and VDDD are analog output pins of internal +3.0 V and +1.2 V low drop voltage regulators.

At least 1  $\mu$ F capacitor should be connected between VDDA and GNDA. At least 1  $\mu$ F capacitor should be connected between VDDD and GNDD. The input of the mentioned regulators is VCC.

There are two voltage references embedded in the STPM33 and STPM34, while the STPM32 embeds a single reference.

As described in *Figure 19*, two <u>EN\_REF1</u> and <u>EN\_REF2</u> bits enable the voltage references; if a unique voltage reference is used, one of these two bits must be disabled and VREF1 and VREF2 pins must be shorted; if an external reference is used both bits must be disabled and the external reference must be connected to VREF1, VREF2 pins. VREF1 and VREF2 outputs should be connected to GNDREF via a 100 nF capacitor independently.




Figure 19. Power management internal connection scheme and polarization

Temperature compensated reference voltage generators produce VREF1 = VREF2 = 1.18 V at default settings. The primary voltage reference is always on and supplies the voltage and the primary current channel, the secondary voltage reference is by default in on-state and supplies the secondary channel.

These reference temperature compensation curves can be selected through three configuration bits: <u>TCx[2:0]</u> (**DSP\_CR1** and **DSP\_CR2**).

TCx0	TCx1	TCx2	V <sub>REF</sub> (V)	TC_V <sub>REF</sub> (ppm/°C)
0	0	0	1.16	-50
0	0	1	1.17	-25
0	1	0	1.18	0 (default)
0	1	1	1.19	25
1	0	0	1.2	50
1	0	1	1.21	75
1	1	0	1.22	100
1	1	1	1.225	125

Table 9. Temperature compensation parameter typical values




Figure 20. Temperature compensation typical curves

### 8.2.2 Analog front end

Analog channel inputs of voltages VIP1, VIN1, VIP2, VIN2 and currents IIP1, IIN1; IIP2, IIN2 are fully differential.

Voltage channels have a preamplification gain of 2, which defines the maximum differential voltage on voltage channel inputs to  $\pm$  300 mV.

Current channels have a programmable gain selectable among 2, 4, 8 and 16, which defines the maximum differential voltage on current channel to ±300 mV, 150 mV, 75 mV or ±37.5 mV respectively. The selection is given by <u>GAINx[1:0]</u> (**DFE\_CR1**, **DFE\_CR2**) bits as described in the following table:

GAINx0	GAINx1	Gain	Differential input
0	0	X2	±300 mV
0	1	X4	±150 mV
1	0	X8	±75 mV
1	1	X16	±37.5 mV

Table 10. Current channel input preamplifier gain selection

The oversampling frequency of the modulators is 4 MHz, the output bitstreams of the 2<sup>nd</sup> order sigma-delta modulators relative to the voltage and to the two current channels are available on INT and LED output pins through the proper configuration (see configuration bit map).




Figure 21. Analog front end internal scheme

PLNA uses the chopping technique to cancel the intrinsic offset of the amplifier.

A dedicated block generates chopper frequencies for voltage and current channels.

The amplified signals are fed to the 2<sup>nd</sup> order sigma-delta modulator.

The analog-to-digital conversion in the STPM3x is carried out using four 2<sup>nd</sup> order sigmadelta converters. A pseudo-random block generates pseudo-random signals for voltage and current channels. These random signals implement the dithering technique in order to decorrelate the output of the modulators and avoid accumulation points on the frequency spectrum. The device performs A/D conversions of analog signals on four independent channels in parallel.




Figure 22. Block diagram of the modulator

577

The sigma-delta modulators convert the input signals into a continuous serial stream of "1" and "0" at a rate determined by the sampling clock. In the STPM3x, the oversampling clock is equal to 4 MHz.

1-bit DAC in the feedback loop is driven by the serial data stream. DAC output is subtracted from the input signal and from the integrated error. If the loop gain is high enough, the average value of DAC output (and therefore the bitstream) can approach to the input signal level. When a large number of samples are averaged, a very precise value of the analog signal is obtained. This average is described in DSP section.

The converted sigma-delta bitstreams of voltage and current channels are fed to the internal hardwired DSP unit, which decimates, filters and processes those signals in order to boost the resolution and to yield all necessary signals for computations.

#### 8.2.3 Clock generator

All the internal timing of the STPM3x is based on the input clock signal, namely 16 MHz. This signal can be provided in two different ways:

- 1. External quartz: the oscillator works with an external crystal
- 2. External clock: the XTAL1 pin can be fed by an external 16 MHz clock signal

The clock generator is powered by the analog supply and is responsible for two tasks. The former delays the turn-on of some function blocks after POR in order to help a smooth start of external power supply circuitry by keeping off all major loads. The latter provides all necessary clocks for analog and digital parts.




Figure 23. Different oscillator circuits (a): with quartz; (b): with external source

From the external 16 MHz clock, the entire clock tree is generated. All internal clocks have 50% duty cycle.

CLK name Name Typical value Description

Input clock CLKIN 16 MHz External clock

Master clock MCLK 4 MHz Master root clock

Table 11. Clock tree

CLK name	Name	Typical value	Description
Analog sampling clock	SCLK	4 MHz	OSF of sigma-delta modulators
Decimated clock   DCLK   78125 kHz		7.8125 kHz	Sampling frequency of instantaneous voltage and current values

Table 11. Clock tree (continued)

CLKOUT pin can be used to feed the clock with 16 MHz. When the STPM3x is used in cascade with the STPM3x or when the STPM3x is used to feed the companion MCU clock input.




Figure 24. Clock feed for multiple devices

### 8.2.4 Power-on-reset (POR) and enable (EN)

The STPM3x contains a power-on-reset (POR) circuit which delays the startup of the digital domain about 750  $\mu$ s. If VCC supply is less than 2.5 V the STPM3x goes to the inactive state, all functions are blocked asserting a reset condition. This is useful to assure the correct device operation during the power-up and power-down.

POR sequence is illustrated in *Figure 25*: after the start of two LDOs and internal *PowerOK* signals are asserted, the analog block first and the digital block after start the processing.




Figure 25. Power-on-reset sequence

The STPM3x also has an enable pin (EN) which works as follows:

- EN is high: when the power is on and EN pin raises, the device is enabled and starts after POR procedure as above described.
- EN is low: when the power is on and EN pin has a transition high to low, the device is disabled. It stops and the internal digital memory is cancelled so a new initialization is needed when EN goes back to high.

### 8.3 Functional description of the digital part

Each voltage and current channel has an independent digital signal processing chain, which is composed of:

- Digital front end (DFE)
- Phase compensation
- Decimation
- Filters
- Calibration

The outcoming signals are fed to a common hardwired DSP, which processes the metrology data.




Figure 26. DSP block functional description

#### 8.3.1 Digital front end (SDSx bits)

This block synchronizes and checks the sigma-delta bitstreams of voltage and current signals.

Each channel sigma-delta stream has an <u>SDSx</u> status bit associated, which is cleared if the stream is correct, while it is set if the bitstream is stuck to 0 or 1 (this is the case of an input waveform saturating the dynamic input of the sigma-delta modulator).

To set  $\underline{SDSx}$  bit, sigma-delta ( $\Sigma\Delta$ ) stream should be stuck to 0 or 1 for a time between:

 $t_{\Sigma\Delta stuck}$  = 2/(MCLK/256)=128  $\mu s$  ...  $t_{\Sigma\Delta stuck}$  = 3/(MCLK/256)=192  $\mu s$ 

Outputs are stored on bit number: 0, 12, 24 of register DSP status at row 10.

If <u>SDSx</u>=1, the instantaneous values of voltage current are set on positive or negative maximum value, according to sigma-delta stream. In this case active powers and energies are calculated with those values of signals.

If sigma-delta stream of voltage channel is stuck, the reactive energy is zero.

#### 8.3.2 Decimation block

The decimation block operates a serial decimation of three sigma-delta serial bitstreams coming from three modulators of voltage, primary and secondary current channels.

The decimation ratio, out of the filter cascade, is 512 so that outputs of this block are parallel 24-bit data at a rated frequency of 7.8125 kHz.

The decimation block has a magnitude response -3 dB band of 3.6 kHz and a 2.0 kHz flat band.

#### 8.3.3 Filter block

The block includes:

- DC cancellation filter (<u>BHPFVx</u>, <u>BHPFCx</u> bits)
- Rogowski coil Integrator (<u>ROCx</u>bit)
- Fundamental harmonic component filter
- Harmonic content selection for reactive energy (<u>BLPFVx</u>, <u>BLPFCx</u> bits)






Figure 27. Filter block diagram

#### DC cancellation filter

This block removes the DC component of signal from voltage and current signals.

It is a selectable block which can be bypassed in case of particular needs with <u>BHPFVx</u> and <u>BHPFCx</u> bits in **DSP\_CR1** and **DSP\_CR2**.

The filter has a passband at -3 dB of 8 Hz

BHPFVx = 0: voltage HPF is included for x channel

BHPFVx = 1: voltage HPF is bypassed for x channel

BHPFCx = 0: current HPF is included for x channel

BHPFCx = 1: current HPF is bypassed for x channel

## Rogowski coil Integrator

 $\underline{\mathsf{ROCx}}$  bit in  $\mathsf{DSP\_CR1}$  and  $\mathsf{DSP\_CR2}$  selects the type of current sensors (CT, shunt or Rogowski coil):

ROCx = 0: channel x current sensor is CT or shunt

ROCx = 1: channel x current sensor is Rogowski coil

In case of  $\underline{ROCx} = 1$ , integrator filter is included to integrate current signal coming from Rogowski coil current sensor. Rogowski coil integrator is selectable independently for each current channel.

### **Fundamental component filter**

This low-pass filter on the voltage and current signals is used to calculate: zero-crossing, period, phase-angles and fundamental active and reactive energy. Filtered voltage and current components are available on **DSP\_REG6**, **DSP\_REG7**, **DSP\_REG8**, **DSP\_REG9** named *VxFund* and *CxFund*.



#### Reactive filter

Reactive filter introduces a delay in current and voltage streams respectively; these signals are used to calculate reactive power and energy.

Input streams for reactive filter are selectable for each voltage and current channel signals between signals without harmonic (VxFund and CxFund) or full bandwidth signals (VxData, CxData) through BLPFVx and BLPFCx configuration bits in DSP\_CR1 and DSP\_CR2.

BLPFVx = 0: voltage LPF is included for x channel

BLPFVx = 1: voltage LPF is bypassed for x channel

BLPFCx = 0: current LPF is included for x channel

BLPFCx = 1: current LPF is bypassed for x channel

If LPF is bypassed, full bandwidth data are used to calculate the reactive energy; if LPF is included, fundamental data are used.

#### 8.4 Functional description of hardwired DSP

From the decimation and filtering block, signals are fed to hardwired DSP to compute the following quantities for primary and secondary channels:

- Active power and energy wideband 0 Hz(4 Hz)-3.6 kHz
- Active power and energy fundamental 45-65 Hz
- Reactive power and energy selectable on fundamental harmonic or on full bandwidth
- Apparent power and energy from RMS data
- Apparent power vectorial calculation
- Signal measurement: RMS, period, zero-crossing, phase-delay, sag and swell, tamper

Each power signal is accumulated in the correspondent energy register every 7.8125 kHz.

Energy registers are up-down counters. The accumulation is signed so that the negative energy is subtracted from the positive energy. When the measured power is positive, the energy register increases its content from 0x00000000 up to the maximum value, 0xFFFFFFF, then it rolls from 0xFFFFFFF back to 0x00000000.

Vice versa, when the power is negative, the register decreases its content; from 0x00000000 rolls to 0xFFFFFFF and continues decreasing till 0x00000000.

To monitor each energy register overflow and power sign change, status bits are available on DSP SR1 and DSP SR2.

When a selectable threshold is reached, a pulse is generated on LED pin.

This threshold is selectable through a set of configuration bit (LPWx[3:0] in DSP CR1 and DSP\_CR2) as shown in Table 12. For each bit configuration, LED signal goes high when the two selected bits commute to 10 and goes low when the two selected bits change to 11. Maximum LED pulse width is anyway fixed to 81.92 ms (640 periods of 7812.5 Hz clock).

DocID026142 Rev 1 38/131



Table 12. LPWx bits

<u>LPWx</u>	Division factor
0000	0,0625
0001	0,125
0010	0,25
0011	0,5
0100	1
0101	2
0110	4
0111	8
1000	16
1001	32
1010	64
1011	128
1100	256
1101	512
1110	1024
1111	2048

The signal chain for each power, energy calculations and related frequency conversion are explained in the following section.

VxRMS Data [17:0] CxRMS Data [17:0] RMS RMS LPF Vx Fund[23:0] LPF Cx Fund[23:0] Vx Data [23:0] CHCx[11:0] CHVx[11:0] BHPFCx VIP2 ₹ F GIPG1703140842\_1LM

Figure 28. DSP block diagram



# 8.4.1 Active power and energy calculation

The signal chain for the active power, energy calculations and related frequency conversion are shown in *Figure 29*. The instantaneous power signal p(t) is generated by multiplying the current and voltage signals. This value can be compensated by the active power offset calibration block (OFAx[8:0] in DSP\_CR9 and DSP\_CR11 registers). DC component of the instantaneous power signal (average power) is then extracted by LPF (low-pass filter) to obtain the active power information.

CHVx[11:0] BHPFVx Vx[23:0] Vx Data [23:0] OFAx[9:0] PHx Active Power[28:0] LED Offse CHCx[11:0] (X ROCx BHPFCx HxMomentary Active Power[28:0] Cx[23:0] ADC HPF GIPG1703140852LM

Figure 29. Active power and energy calculation block diagram

The active power is calculated simultaneously and independently for primary and secondary current channels.

Results of the calculated quantities are stored in the registers as follows:

EP<sub>1</sub> = primary current channel active energy PH1 ACTIVE Energy[31:0]

 $P_1$  = primary current channel active power PH1 Active Power[28:0]

 $p_1(t)$  = primary current channel instantaneous active power PH1 Momentary Active Power[28:0]

EP<sub>2</sub> = secondary current channel active energy PH2 Active Energy[31:0]

 $P_2$  = secondary current channel active power PH2 Active Power[28:0]

 $p_2(t)$  = secondary current channel instantaneous active power PH2 Momentary Active Power[28:0]

Active power measurements have a bandwidth of 3.6 kHz and include the effects of any harmonic within that range.

# 8.4.2 Fundamental active power and energy calculation

The signal chain for the fundamental active power, energy calculations and related frequency conversion are shown in *Figure 30*. The signal flow is the same as the active energy wideband, but voltage and current waveforms are filtered to remove all harmonic components but the first (45-65 Hz). Power value can be compensated by the active power offset calibration block (OFAFx[8:0] in DSP\_CR9 and DSP\_CR11).




Figure 30. Fundamental active power and energy calculation block diagram

Results of the calculated quantities are stored in the registers as follows:

EF<sub>1</sub> = primary current channel active fundamental energy PH1 Fundamental Energy[31:0]

F<sub>1</sub> = primary current channel active fundamental Power PH1 Fundamental Power[28:0]

 $f_1(t)$  = primary current channel instantaneous active fundamental power PH1 Momentary Fundamental Power[28:0]

 $EF_2$  = secondary current channel active fundamental energy PH2 Fundamental Energy[31:0]

F<sub>2</sub> = secondary current channel active fundamental power PH2 Fundamental Power[28:0]

 $f_2(t)$  = secondary current channel instantaneous active fundamental power PH2 Momentary Fundamental Power[28:0]

The fundamental active power measurements have a bandwidth of 80 Hz.

# 8.4.3 Reactive power and energy calculation

The signal chain for the reactive power, energy calculations and related frequency conversion are shown in *Figure 31*. The instantaneous reactive power signal is generated by multiplying the filtered signals of current and voltage. This value can be compensated by the reactive power offset calibration block (<u>OFRx[8:0]</u> in **DSP\_CR10** and **DSP\_CR12**). The DC component of the instantaneous power signal is extracted from LPF to obtain the reactive power information.

PHx ReactiveEnergy[31:0] PHx Reactive Power[28:0] BLPFVx CHVx [11:0] CHCx [11:0] GIPG2603141329LM

Figure 31. Reactive power and energy calculation block diagram

Results of the calculated quantities are stored in the registers as follows:

EQ<sub>1</sub> = primary current channel reactive energy PH1 Reactive Energy[31:0]

Q<sub>1</sub> = primary current channel reactive power PH1 Reactive Power[28:0]

 $q_1(t)$  = primary current channel instantaneous reactive power PH1 Momentary Reactive Power[28:0]

EQ<sub>2</sub> = secondary current channel reactive energy PH2 Reactive Energy[31:0]

Q<sub>2</sub> = secondary current channel reactive power PH2 Reactive Power[28:0]

 $q_2(t)$  = secondary current channel instantaneous active power PH2 Momentary Reactive Power[28:0]

The signal bandwidth for reactive power measurement is selected by <u>BLPFVx</u> and <u>BLPFCx</u> configuration bits.

# 8.4.4 Apparent active power and energy calculation

The signal chain for the apparent power, energy calculations and related frequency conversion are shown in *Figure 32*. The apparent power signal S is generated in two ways:

Vectorial methodology uses the scalar product of active and reactive power. The active power is selectable through the active power mode bit (<u>APMx</u> in **DSP\_CR1** and **DSP\_CR2**) between wideband or fundamental. Wideband or fundamental reactive power calculation is selected by <u>BLPFVx</u> and <u>BLPFCx</u> bits:

### **Equation 2**

$$S_{\text{vec}} = \sqrt{P^2 + Q^2}$$

 RMS methodology uses the product of RMS data of voltage and current. This value can be compensated by the apparent power offset calibration block (<u>OFSx[8:0]</u> in DSP CR10 and DSP CR12).

#### **Equation 3**

$$S_{RMS} = V_{RMS} \cdot I_{RMS}$$

The apparent energy is calculated from vectorial or from RMS apparent power according to <u>AEMx</u> configuration bit in **DSP\_CR1** and **DSP\_CR2**.




Figure 32. Apparent power and energy calculation block diagram

Results of the calculated quantities are stored in the registers as:

ES<sub>1</sub> = primary current channel apparent energy PH1 Apparent Energy[31:0]

S<sub>1RMS</sub> = primary current channel apparent RMS power PH1 Apparent RMS Power[28:0]

S<sub>1vec</sub> = primary current channel apparent vectorial power PH1 Apparent Vectorial Power[28:0]

ES<sub>2</sub> = secondary current channel apparent energy PH2 Apparent Energy[31:0]

S<sub>2RMS</sub> = primary current channel apparent RMS power PH2 Apparent RMS Power[28:0]

 $S_{1\text{vec}}$  = primary current channel apparent vectorial power PH2 Apparent Vectorial Power[28:0]

## 8.4.5 Sign of power

Power measurements are signed calculations. Negative power indicates that energy has been injected into the grid. **DSP\_SR1**, **DSP\_SR2** status registers and **DSP\_EV1**, **DSP\_EV2** registers include sign indication bits for each calculated power.

If the sign of power is negative, the sign bit is set.

SIGN = 0: positive power

SIGN = 1: negative power

In the calculation of the sign, a delay equal to half line period is included.

If the period of signal is T = 20 ms (f = 50 Hz), the applied delay is 10 ms.

Power t < T/2 t = T/2 t = T/2

Sign

GIPG2803141118LM

Figure 33. Power sign status bit delay

# 8.4.6 Calculation of power and energy

In the following section, constant parameters, coming from the device architecture, are used:

Table 13. STPM3x internal parameters

Parameter	Va	lue
Voltage reference	V <sub>REF</sub> =	1.18 [V]
Decimation clock	DCLK=78	312.5 [Hz]
Integrator gain (for Rogowski coil	k <sub>int</sub> = 1	if <u>ROC</u> bit = 0 in <b>DSP_CR1,2</b>
only)	k <sub>int</sub> = 0.8155773	if <u>ROC</u> bit = 1 in <b>DSP_CR1,2</b>
RMS block gain	k <sub>RMS</sub> =	0.6184

Basic calculations are listed in Table 14:

Table 14. STPM3x basic calculations

Parameter	Voltage	Current shunt	Current CT	Current Rogowski coil
Gain	Au=2	Ai = 16	Ai = 2	Ai = 16
Calibrators <sup>(1)</sup>	cal <sub>v</sub> =0.875		cal <sub>i</sub> =0.87	75
Sensitivity	$\frac{R_2}{R_1 + R_2}[V/A]$	k <sub>S</sub> =R <sub>Shunt</sub> [Ω]	$k_S = \frac{R_b}{N}[V/A]$	k <sub>S</sub> =k <sub>RoCoil</sub> [V/A]
Voltage at channel inputs	$V_{inV} = \frac{R_2}{R_1 + R_2} \cdot V[V]$		$V_{inC} = k_S$	I[V]
Integrator gain (for Rogowski coil sensor only)		k <sub>in</sub>	<sub>t</sub> =1	k <sub>int</sub> =0.8155773
ΣΔ bitstream <sup>(2)</sup>	$V_{\Delta\Sigma} = V_{inV} \cdot \frac{Au}{V_{ref}}$	$I_{\Delta\Sigma} = V_i$	$nC \cdot \frac{Ai}{V_{ref}}$	$V_{\Delta\Sigma} = V_{inV} \cdot \frac{V_{inC} \cdot Ai}{V_{ref} \cdot K_{int}}$
Input active power		$P_{in} = V \cdot I$	$\cdot \cos \gamma = V \cdot I[W]$	
Active power	$P = V_{\Sigma\Delta} \cdot cal_V \cdot I_{\Sigma\Delta} \cdot cal_C \cdot cos\varphi$			
LED frequency at rated power <sup>(3)</sup>	$LED_f = \frac{P \cdot DClk}{LED\_PWM \cdot 2} [Hz]$			
Constant pulse	$C_{P} = \frac{LED_{f}}{P_{in}} \left[ \frac{pulses}{Ws} \right] = \frac{3600000 \cdot LED_{f}}{P_{in}} \left[ \frac{pulses}{kWh} \right]$ $C_{P} = \frac{1}{2} \cdot \frac{R_{2}}{R_{1} + R_{2}} \cdot k_{S} \cdot \frac{A_{V} \cdot A_{I}}{V_{ref}^{2}} \cdot \frac{DClk}{LED\_PWM} \left[ \frac{pulses}{Ws} \right]$		1	
Pulse value	$P_{pulse} = \frac{1}{C_P} \left[ \frac{Ws}{pulses} \right]$			
Power register normalized	$p(n)/p_{norm} = \frac{(-1) \cdot 2^{28} \cdot p(n)[28] + p(n)[27:0]}{2^{28}}$		27:0]	
Energy register normalized	$E_{reg} = \frac{\Delta E}{\Delta t} = \frac{E_2[31:0] - E_1[31:0]}{t_2 - t_1} = \frac{(-1) \cdot 2^{28} \cdot P[28] + P[27:0]}{2^9} \cdot DClk$			

			· ,	
Parameter	Voltage	Current shunt	Current CT	Current Rogowski coil
Power LSB value	$LSB_P =$	$= \frac{P_{pulse}}{2^{29}} \cdot DClk = \frac{LED}{k_{int}}.$	$PWM \cdot V_{ref}^{2} \cdot \left(1 + \frac{R}{A_{V} \cdot A_{I} \cdot k_{S} \cdot cal_{V} \cdot cal_{V}}\right)$	$\frac{R_1/R_2}{l_l \cdot 2^{28}} \left[ \frac{W}{LSB} \right]$
Energy LSB value	$LSB_E = \frac{P_I}{2}$	$\frac{Dulse}{2^{18}} = \frac{LED\_PV}{3600 \cdot DClk \cdot k}$	$VM \cdot V_{ref}^{2} \cdot \left(1 + \frac{R_{1}}{I}\right)_{int} \cdot A_{V} \cdot A_{I} \cdot k_{S} \cdot cal_{V}$	$\left(\frac{R_2}{cal_1 \cdot 2^{17}} \left[ \frac{Wh}{LSB} \right] \right)$

Table 14. STPM3x basic calculations (continued)

- CHVx and CHIx calibrator bits introduce in the signal processing a correction factor of ±12,5% (with an attenuation from 0,75 to 1). In order to have the maximum available up/down correction range, by default calibrator values are in the middle of their range (0x800) corresponding to an attenuation factor cal<sub>V</sub> = cal<sub>I</sub> = 0,875.
- 2.  $\Sigma\Delta$  bitstream should be kept lower than 0.5 (50%) to minimize modulator distortions.
- 3. <u>LPWx</u> is the LED frequency divider that can be set in **DSP\_CR1** and **DSP\_CR2** control registers for primary and secondary current channels respectively. Default value is 1.

For each power register, a configurable offset value (default = 0) can be added to the instantaneous power p(n) through OFA[9:0], OFAF[9:0], OFAF[9:0], OFAS[9:0] bits in this way:

#### **Equation 4**

$$p'(n) = p(n) + (-1)^{OFx[9]} \cdot OFx[8:0] \times 2^{2}$$

### 8.4.7 RMS calculation

RMS block calculates RMS currents and voltages on each phase every second, according to the following formulas:

## **Equation 5**

$$V_{RMS} = \sqrt{\frac{1}{T} \int_{t_0}^{t_0 + T} v(t) dt}$$


### **Equation 6**

$$I_{RMS} = \sqrt{\frac{1}{T} \int_{t_0}^{t_0 + T} i(t) dt}$$

with T = 1 second.

RMS block architecture is shown in Figure 34:

Figure 34. RMS block



If the cut-off frequency of an LP filter is set much below the input signal spectrum, it can be considered as an average operator. In this case and according to the figure, the first LP filter averages its input signal which is produced by division and multiplication:

### **Equation 7**

$$R = \overline{\left(\frac{X^2}{R}\right)}$$

By assumption, the feedback signal R is DC type and therefore, it can be extracted from the average operation and the above equation can be rearranged into:

## **Equation 8**

$$R = \overline{(X^2)}$$

By a square-root operation on both sides of previous equation we get:

## **Equation 9**

$$R = \sqrt{(X^2)}$$

which is RMS value exact definition.

With an AC input signal:

### **Equation 10**

$$x = x(t) = A\sin(\omega t)$$

$$x^2 = A^2 sin^2(\omega t) = \frac{A^2(1 - \cos(2\omega t))}{2}$$

The LP filter cuts the 2<sup>nd</sup> harmonic component of input signal multiplying it by a dumping factor:

### **Equation 11**

$$R = A \sqrt{\left(\frac{(1 - \alpha \cos(2\omega t))}{2}\right)} \sim \frac{A}{\sqrt{2}} \left(1 - \frac{\alpha}{2} \cos(\omega t)\right)$$

## **Equation 12**

$$R \sim \frac{A}{\sqrt{2}}$$

R result is a DC signal plus the  $2^{nd}$  harmonic ripple with the amplitude of  $\alpha/2$ .

For dumping factor I  $\alpha$  I<<1:

### **Equation 13**

$$R \sim \frac{A}{\sqrt{2}}$$

RMS data are available in DSP\_REG14 and DSP\_REG15 registers.

Raw data are also available for post-processing by MCU in registers from **DSP\_REG2** to **DSP\_REG9**.

By taking into account the internal parameters in *Table 13* and the analog front end components in *Table 14*, LSB values of voltage and current registers are the following:

Table 15. STPM3x current voltage LSB values

Parameter	Value
Voltage RMS LSB value	$LSB_{V_{RMS}} = \frac{V_{ref} \cdot \left(1 + \frac{R_1}{R_2}\right)}{\sqrt{2} \cdot k_{RMS} \cdot A_V \cdot 2^{15}} [V]$
Current RMS LSB value	$LSB_{I_{RMS}} = \frac{V_{ref} \cdot k_S}{\sqrt{2} \cdot k_{RMS} \cdot A_I \cdot 2^{15}} [A]$
Instantaneous voltage normalized	$v(n)/V_{norm} = \frac{2^{23} \cdot v(n)[23] - v(n)[22:0]}{2^{23}}$
Instantaneous current normalized	$i(n)/I_{norm} = \frac{2^{23} \cdot i(n)[23] - i(n)[22:0]}{2^{23}}$

Value **Parameter**  $LSB_{V_{MOM}} = \frac{V_{ref} \cdot \left(1 + \frac{R_1}{R_2}\right)}{\sqrt{2} \cdot k_{RMS} \cdot A_V \cdot 2^{23}} [V]$ Instantaneous voltage LSB value  $LSB_{I_{MOM}} = \frac{V_{ref} \cdot k_S}{\sqrt{2} \cdot k_{RMS} \cdot A_I \cdot 2^{23}} [A]$ Instantaneous current LSB value

Table 15. STPM3x current voltage LSB values (continued)

#### 8.4.8 **Zero-crossing signal**

Zero-crossing signals of voltage and current come from fundamental values of voltage and current and output from LPF filter. Resolution of the zero-crossing signal is 8  $\mu s$  given by  $F_{CLK}$  clock = 125 kHz.

FCIk 125 kHz ZRC\_V VxFund[23:0] ZCR detector CxFund[23:0] ZRC\_I GIPG2803141125LM

Figure 35. Zero-crossing generation

ZRC signal is delayed by an instantaneous voltage current signal: 5.1 ms (typical), as shown in Figure 36:





Figure 36. Zero-crossing signal

### 8.4.9 Phase meter

Phase meter detects:

- The period of the voltage line
- The phase-angle delay between voltage and current

Figure 37. Phase meter



#### **Period measurement**

Starting from ZRC signals, line period and voltage/current phase shift are calculated.

Period information for the two phases is located in DSP\_REG1 register.

The measurement of the period is from *ZRC* signal of voltage channel. The period is calculated like an average of last eight measured periods.

The initial values of period are set on 0x9C4 (2500). LSB of period is 8  $\mu$ s given by F<sub>CLK</sub> clock = 125 kHz. Limits to consider the correct period are between 0x600 (1536) and 0x800 (3840) corresponding to a frequency range between 32.55 and 81.38 Hz.

If the voltage signal frequency is out of this range, PER\_ERR status bit is set in **DSP\_SR1/2**.

PER\_ERR = 0: period in the range

PER\_ERR = 1: period out of range

When PER\_ERR bit is set, PHx\_PERIOD[11:0] is not updated and keeps the previous correct value.

### Phase-angle measurement

From the period information, the device calculates phase-delay between voltage and current for the fundamental harmonic.

Cx\_PHA[11:0] data for primary and secondary channel are located in **DSP\_REG17** and **DSP\_REG19** respectively.

Phase-angle  $\varphi$  in degrees can be calculated from the register value as follows:

57/

#### **Equation 14**

$$\varphi = \frac{Cx\_PHA[11:0]}{FClk} \cdot f \cdot 360^{\circ}$$

Resolution at 50 Hz is:

#### **Equation 15**

$$\Delta_{PhaseAngle} = \frac{0x001}{125 \, kHz} \cdot 50 \, Hz \cdot 360^{\circ} = 0.144^{\circ}$$

When PER\_ERR bit is set, Cx\_PHA[11:0] is not updated and keeps the previous correct value.

### Sag and swell detection

The device can detect and monitor the undervoltage (also called voltage dip or sag) and the overvoltage or overcurrent events (swell).

A 4-bit event register stores every time that the sag or swell condition is verified. The event history is stored in **DSP\_EV1** and **DSP\_EV2** registers as SAGx\_EV[3:0], SWVx\_EV[3:0] and SWCx\_EV[3:0]. From the event register, interrupts can be generated, and the event duration is stored in time registers: from **DSP\_REG16** to **DSP\_REG19**.

To correctly detect the event, thresholds have to be set from **DSP\_CR5** to **DSP\_CR8** as explained below.

To clear event history and time registers, once the event has been detected, <u>ClearSS</u> bit in **DSP\_CR1**, **DSP\_CR2** has to be set. This bit is reset automatically.

To avoid a race condition on digital counters, a time threshold <u>CLRSS TO[3:0]</u> (<u>ClearSS</u> time-out) can be set to delay the reset of ClearSS bit. LSB of this timeout is 8 μs.

Status bits are also available in case of sag and swell events in **DSP\_SR1** and **DSP\_SR2**, they can give the information about the sag/swell event start or end and generate an interrupt if masked in **DSP\_IRQ1** and **DSP\_IRQ2** registers.






Figure 38. Sag and swell detection blocks

# Voltage sag detection

To detect a voltage sag, the fundamental component of voltage is compared to the 10-bit threshold <u>SAG\_THRx[9:0]</u> in **DSP\_CR5** and **DSP\_CR7** for primary and secondary channel respectively.

An internal time counter is incremented until momentary voltage value is below the threshold. Sag event is recorded when the timer counter reaches a programmable value set by <u>SAG\_TIME\_THR[13:0]</u> bits in **DSP\_CR3**. This time threshold is unique for both channels.

When a sag event is detected, LSB of SAGx\_EV[3:0] event register and SAG\_Start bit are set in the interrupt status register and an interrupt is generated.

If sag event ceases, SAGx\_EV register is left shifted and zero is added as LSB, besides, SAG\_end bit in the interrupt status register is set as well.

The duration of the event is stored in SAGx\_TIME[14:0] in **DSP\_REG16** and **DSP\_REG18** for primary and secondary voltage channel respectively.

If the overflow of SAG\_TIME register occurs, SAGx\_EV register is left shifted and its LSB is set, as shown in figure below.

LSB of time registers is 8  $\ensuremath{\mu s}.$ 

To disable sag detection, all (<u>SAG\_THRx</u> and <u>SAG\_TIME\_THR</u>) registers have be set to zero.






Figure 39. Sag detection process

## Voltage/current swell detection

To detect a voltage or a current swell, the fundamental component of signal is compared to the 10-bit threshold <u>SWV\_THRx[9:0]</u> and <u>SWC\_THRx[9:0]</u> in **DSP\_CR5**, **DSP\_CR6**, **DSP\_CR7**, and **DSP\_CR8**.

When the signal overcomes the threshold, a swell event is detected and LSB of SWVx\_EV[3:0] or SWCx\_EV[3:0] event register is set. At the same time, SWELL\_Start bit is set in the interrupt status register and an interrupt can be generated.

If the swell event ceases, SWV\_EV or SWC\_EV register is shifted and its LSB is set to zero, also SWELL\_End bit in the interrupt status register is set.

The duration of the event is stored in SWV\_TIME[14:0] or SWC\_TIME[14:0] in registers from **DSP\_REG16** to **DSP\_REG19** for primary and secondary voltage and current channel respectively.

If the overflow of SWV\_TIME or SWC\_TIME register occurs, the related SWVx\_EV and SWCx\_EV register is left shifted and its LSB is set, as shown in figure below.

LSB of time registers is 8 µs.

To disable swell detection, all registers (SWV THRx and SWC THRx) have be zero.




Figure 40. Swell detection process

# Sag and swell threshold calculation

Thresholds for sag voltage detection are calculated below, according to the following input parameters:

V<sub>L</sub>: line voltage nominal RMS value

V<sub>SAG</sub>: target RMS value of sag voltage

R1, R2: voltage divider resistors

Au = 2, voltage channel gain

 $D_{SAG} = 2^{10}$ , length of sag threshold register

Table 16. Voltage sag

Parameter	Value
SAG peak voltage	$V_{SAG\_peak} = V_{SAG} * \sqrt{2}$
Input signal	$V_{in\_SAG\_peak} = V_{SAG} * \sqrt{2} * \frac{R2}{R1 + R2} [V]$

Table 16. Voltage sag

Parameter	Value
Percentage of FS input	$V_{in\_SAG\_peak}(FS) = \frac{V_{SAG}}{V_{ref}} * 2\sqrt{2} * \frac{R2}{R1 + R2}$
10-bit referred percentage	$SAG == \frac{V_{SAG}}{V_{ref}} * 2\sqrt{2} * \frac{R2}{R1 + R2} * D_{SAG}[HEX]$

To calculate the filtering time for the sag event, we consider the time in which the nominal instantaneous voltage is below the sag threshold, that is:

time = 2 \* arcsin 
$$\left(\frac{V_L}{V_{SAG}}\right)$$
 \*  $\frac{180}{\pi}$  \*  $\frac{1000}{360 * f_L}$  [ms]

To correctly distinguish between normal sinusoidal voltage and sag event, the filtering time should be added to this component, for example half line period (10 ms at 50 Hz). Since LSB of <u>SAG\_TIME\_THRx</u> register is 8  $\mu$ s (F<sub>CLK</sub> = 125 kHz), the value to set is:

## **Equation 16**

$$TIME = \frac{time + dt}{8 us} [HEX]$$

In the same way:

V<sub>SWELL</sub>: target RMS value of swell voltage

Au: voltage sensor gain

D<sub>SWELL</sub> = 210, length of swell threshold register

Following the above calculation we obtain the hexadecimal value of voltage swell threshold:

Table 17. Voltage swell

Parameter	Value
10-bit referred percentage	$SWELL_V = \frac{V_{SWELL}}{V_{ref}} * Au * \sqrt{2} * \frac{R2}{R1 + R2} * D_{SWELL} [HEX]$

For the current swell, an analogue procedure can be followed:

I<sub>SWELL</sub>: target RMS value of swell current

K<sub>S</sub>: current sensor sensitivity [V/A]

Ai: current sensor gain
The swell threshold is:



Table 18. Current swell

Parameter	Value
10-bit referred percentage	$SWELL_C = \frac{I_{SWELL}}{V_{ref}} * Ai * \sqrt{2} * Ks * D_{SWELL} [HEX]$

# 8.4.10 Tamper detection

The device includes a tamper detection module (the STPM34 and STPM33 only).

To enable this feature, <u>TMP\_EN</u> bit and <u>TMP\_TOL[1:0]</u> tamper tolerance have to be set in **DSP\_CR3**. Tamper detection feature is disabled by default. It is possible to choose among four different tolerances according to *Table 19*:

**Table 19. Tamper tolerance setting** 

TMP_TOL[1:0]	Tamper tolerance
0x00	TOL = 12.5%
0x01	TOL = 8.33%
0x10	TOL = 6.25%
0x11	TOL = 3.125%

Tamper module monitors active energy registers of the two channels. Tamper condition is detected when the absolute value of the difference between the two active energy values is greater than the chosen percentage of the averaged value. This occurs when the following equation is satisfied:

### **Equation 17**

IEnergyCH1 - EnergyCH2l > TOL \* IEnergyCH1 + EnergyCH2l/2 where TOL is selected according to *Table 19*.

Detection threshold is much higher than the accuracy difference of the current channels, which should be less than 0.2%, but, some headroom should be left for possible transition effect, due to accidental synchronism of load current change at the rate of energy sampling.

Tamper circuit works if energies associated with the two current channels are both positive or negative, if two energies have different sign, a warning flag "<u>TAMPER OR WRONG</u>" in **DSP SR1** or **DSP SR2** is set.

The channel with higher energy is signaled by PHx TAMPER status bit in **DSP\_SR1** or **DSP\_SR2**.

When internal signals are not good enough to perform the calculations, for example line period is out or range or sigma-delta signals from analog section are stuck at high or low logic level, the tamper module is disabled and its state is set to normal.



#### 8.4.11 AH accumulation

In this particular tamper, the neutral wire is disconnected from the meter and the STPM3x does not sense the voltage anymore, while it keeps sensing the current information. In these conditions, AH accumulator can be used by the microcontroller to regularly calculate the billing based on a nominal voltage value due to the following equation:

#### **Equation 18**

Energy =  $AH\_ACC[31:0] \cdot LSB_{IRMS} \cdot V_{NOM}[Wh]$ 

If voltage is too low (sag event detected) or period is wrong (PER\_ERR = 1) and RMS value of current is high enough, energy is not cumulated but RMS current is accumulated in the register AH\_ACC[31:0]. Value in PHx AH\_ACC[31:0] register is increased with a *DCLK* frequency.

DCLK

| IRMS[17:0] Σ

AH\_ACC[31:0] 

GIPG280320141423FSR

Figure 41. AH accumulation block

The accumulation of current values is controlled by AH status bit. AH bit is set when PER\_ERR = 1 and real values of current overcome an upper threshold set in AH\_UPx[11:0] in **DSP\_CR9** and **DSP\_CR11**. This bit is cleared when RMS current drops below AH\_DOWNx[11:0] threshold in **DSP\_CR10** and **DSP\_CR12**.




Figure 42. AH accumulation thresholds

Table 20. AH accumulator LSB

Parameter	Value
AH accumulator register LSB	$LSB_{AH\_ACC} = LSB_{I\_RMS} \cdot 2^{5} [Ah]$
AH threshold register LSB	$LSB_{AH\_UP} = LSB_{AH\_DOWN} = LSB_{I\_RMS} \cdot 2^{3}[A]$

# 8.4.12 Status bits, event bits and interrupt masks

The device detects and monitors events like sag and swell, tamper, energy register overflow, power sign change, errors and generates an interrupt signal on INTx pins when the masked event is triggered.

Based on a certain event, the correspondent bit is set in two registers:

- Live event register
- Status (also called interrupt) register

While the interrupt is masked:

Interrupt control mask register

## Live event register

In live event registers (**DSP\_EV1** and **DSP\_EV2**), events are set and cleared by DSP at the sampling rate DCLK = 7.8125 kHz.

477

Table 21. Live events

Bit	Internal signal	Description
0		Sign total change active power
1	DI ( DI ) (1)	Sign total change reactive power
2	PH1+PH2 events <sup>(1)</sup>	Overflow total active energy
3		Overflow total reactive energy
4		Sign change active power
5		Sign change active fundamental power
6		Sign change reactive power
7	Di lu avanta	
8	PHx events	Overflow active energy
9		Overflow active fundamental energy
10		Overflow reactive energy
11		
12		Current zero-crossing
13		Current sigma-delta bitstream stuck
14		Current AH accumulation
15	Cx events	
16		Current swell event history
17		Current Swell event history
18		
19		Voltage zero-crossing
20		Voltage sigma-delta bitstream stuck
21		Voltage period error (out of range)
22		
23		Voltage swell event history
24	Vx events	voltage swell event history
25		
26		
27		Voltage sag event history
28		vollage day event motory
29		
30		Reserved
31		Reserved

<sup>1.</sup> Valid for the STPM33 and STPM34 only.



# Status interrupt register

DSP sets the status register (**DSP\_SR1** and **DSP\_SR2**) bits and they remain latched, even if the event ceases, until they are cleared to zero by a write operation.

Table 22. Status register

Bit	Internal signal	Description
0		Sign change total active power
1	PH1+PH2 status <sup>(1)</sup>	Sign change total reactive power
2		Overflow total active energy
3		Overflow total reactive energy
4		Sign change active power
5		Sign change active fundamental power
6		Sign change reactive power
7	PH2 IRQ status <sup>(1)</sup>	
8	PH2 INQ Status	Overflow secondary channel active energy
9		Overflow secondary channel active fundamental energy
10		Overflow secondary channel reactive energy
11		Overflow secondary channel apparent energy
12		Sign change primary channel active power
13		Sign change primary channel active fundamental power
14		Sign change primary channel reactive power
15	BU1 IBO atatus	
16	PH1 IRQ status	Overflow primary channel active energy
17		Overflow primary channel active fundamental energy
18		Overflow primary channel reactive energy
19		Overflow primary channel apparent energy
20		Current sigma-delta bitstream stuck
21	Cx IRQ status	AH1 - accumulation of current
22	OX II IQ Status	Current swell start
23		Current swell end
24		Voltage sigma-delta bitstream stuck
25		Voltage period error
26	Vx IRQ status	Voltage sag start
27	אא וו וע אומנט	Voltage sag end
28		Voltage swell start
29		Voltage swell end

Bit Internal signal Description

Tamper status<sup>(1)</sup>

Tamper or wrong connection

Table 22. Status register (continued)

### Interrupt control mask register

Each bit in the status register has a correspondent bit in **DSP\_IRQ1**, **DSP\_IRQ2** interrupt mask registers. If it set it outputs the correspondent status bit on INT1, INT2 pins respectively. In the STPM32, **DSP\_IRQ1** is mapped on INT1 pin only.

Status bits can be monitored by an external microcontroller application, in fact when INTx pin triggers, the application reads the relative status register content and clears it.

# 8.5 Functional description of communication peripheral

The STPM3x can be interfaced to a control unit through a programmable communication peripheral which can be:

- 4-pin SPI
- 2-pin UART

The serial communication peripherals share same pins so that they cannot be used at the same time.

Interface selection is implemented through an internal detection system that, at the device startup, detects which of the two communication interfaces has to be used. This feature allows communication to be quickly established with minimal initialization.

Auto-detection works at startup by monitoring SCS pin status and automatically selecting the communication interface that matches the configuration:

- If SCS pin is held low the communication method is SPI
- If SCS pin is held high the communication interface is UART

After the selected communication interface is established, the interface is locked to prevent the communication method from changes, and SCS pin is used as chip-select for the device. The STPM3x locks automatically after the first successful communication.

Pins used by the serial communication peripheral are listed in *Table 23*:

Table 23. Communication pin description

Name	Function	SPI connection	UART connection
SYN	Synchronization	GPIO (optional) - VCC at startup	GPIO (optional) - VCC at startup
SCS	Chip-select	Chip-select - GND at startup	Chip-select - VCC at startup
SCL	Clock	SPI CLK	Not used
MOSI/RXD	Data in	SPI MOSI	UART RX
MISO/TXD	Data out	SPI MISO	UART TX



<sup>1.</sup> Valid for the STPM33 and STPM34 only.

# 8.6 Communication protocol

A single communication session consists of 4+1 (optional CRC) bytes full-duplex data sequence organized as follows:

Byte	Master-side transmitted data	Slave-side transmitted data	
1	ADDRESS for 32-bit register to be read	Previously requested data byte LSB	
2	ADDRESS for 16-bit register to be written	Previously requested data byte 2 out of 4	
3	DATA for 16-bit register to be written, LSB	Previously requested data byte 3 out of 4	
4	DATA for 16-bit register to be written, MSB	Previously requested data byte MSB	
5 (optional)	Master CRC verification packet	Slave CRC verification packet	

Table 24. Communication session structures

The above information is exchanged between master and slave in the same communication session, or transaction. SPI master can issue a read-request and a write-request (optional).

The master initiates the communication sending the STPM3x a frame see *Table 24* (read address - write address - LS data byte - MS data byte - optional CRC).

Two command codes are provided:

- Dummy read address 0xFF increments by one the internal read pointer
- Dummy write address 0xFF specifies that no writing is requested (the two following incoming data frames are ignored)

Upon the reception of a frame, the STPM3x replies to master data sending the 32-bit register addressed during the previous communication session; during the first session the slave sends, by default, the 32-bit data stored into the first (row 0) memory register. Data are organized in 8-bit packets so that the least significant byte is sent first and the most significant byte is sent last.

A final 8-bit CRC packet is sent to master to verify no data corruption has occurred during the transmission from slave to master. The CRC feature, enabled by default, can be controlled by a configuration bit into US\_REG1 memory row (read address 0x24, write address 0x24).

If CRC bit in US\_REG1 is cleared, the communication consists of 4 bytes only.

Write-requests are executed immediately after the transaction has completed, while read-requests are fulfilled at the end of the next transaction only, because the sent read-address has just set the internal register pointer to deliver data during the following transaction.

So, while one transaction is enough to write data into memory, at least two transactions are needed to read selected data from memory.

Data bytes are swapped with respect to the order of the byte, since during transmission, the 3<sup>rd</sup> byte sent to MOSI line is the least-significant (LS) byte (bits [7:0]) and the 4<sup>th</sup> byte is the most-significant (MS) byte of the data to be written (bits [15:8]).

On MISO line, the first data byte received is the least-significant (LS, bits [7:0]) and the last is the most-significant (MS, bits [31:24]) of the record, as shown below.



Figure 43. Single communication time frame

Data and configuration registers are organized into 32-bit rows in the internal memory, but can only be accessed 16-bit at a time for writing operations.

The address space is 70 rows wide, so there are 70 32-bit addressable elements for reading operations; since the first 21 configuration registers are writable, there are 42 (=21x2) 16-bit addressable elements for writing operations.

32 bits 16 bits MS Data [15:8] LS Data [7:0] MS Data [15:8] LS Data [7:0] Write Address Read Address Data [31:24] Data [23:16] Data [15:8] Data [7:0] Data [31:24] Data [23:16] Data [15:8] Data [7:0] Data [31:24] Data [23:16] Data [15:8] Data [7:0] GIPG280320141430FSF

Figure 44. Memory data organization

Two different codes are used for the read address space and write address space, which can be found in the register map.

# 8.6.1 Synchronization and remote reset functionality

Data into read-only registers are updated internally by DSP with frequency: 7,8125 kHz (clock frequency measure). Latching is used to sample the updated results into transmission latches. The transmission latches are flip-flops holding the data in the communication interface.

Data latching can be implemented in three ways:

- Using SYN and SCS pin
- Writing the channel latch bits before each reading (S/W Latchx in DSP\_CR3)
- Writing auto-latch bit (<u>S/W Auto Latch</u> in **DSP\_CR3**) to automatically latch data registers every clock measure period

The remote reset can be performed in two ways:

- Using SYN and SCS pin
- Writing the reset bit (S/W reset in **DSP CR3**)



# SYN pin: latching, reset and global reset

Latching of internal memory registers can be carried out by producing pulses of a given width on SYN pin while SCS line is high as depicted in *Figure 45*.

If a single pulse on SYN is detected, latch occurs.

If two consecutive pulses are detected, a reset of measurement registers occurs and the counters are reset, as well.

If three consecutive pulses are detected, a global reset occurs, the configuration is also reset and the chip must be initialized again.




Figure 45. Latching and reset through SYN pulses

Latch pulse width and other SPI timings are reported in *Table 5*.




Figure 46. Latching through SYN pulses

#### Software latch

Writing <u>S/W Latchx</u> configuration bits of **DSP\_CR3** register can latch data into transmission latches. These two bits latch channel 1 and channel 2 data registers respectively; once set, they latch data and are automatically reset. By setting <u>S/W Auto Latch</u> bit, latching is performed automatically at the rate of sampling clock, so data latching, before each reading request, is no longer necessary.

# 8.6.2 SPI peripheral

The device implements a full-duplex communication protocol using MISO, MOSI ports for data exchange, SCL for clock port, SCS port for data exchange activation and SYN for internal register data latching and resetting, when no data activation is set (SCS in off-state).



Latching and resetting can also be performed by setting the related bits in **DSP\_CR3** register.

With reference to the general SPI protocol, the peripheral is configured to work according to the following settings: cpol=1, cpha=1.

## SPI control register

**US\_REG1** register contains 16-bits with all the configuration parameters of t SPI and UART interfaces of the STPM3x. *Table 25* describes SPI related bits:

Table 25. SPI control register

Bit position in row	Name	Description	Default value
15	LSBfirst	Little(1) or big(0) - endian for bit transmission in data-byte	0
14	CRCenable	Enable/disable CRC feature	1
[7:0]	CRCPolynomi al	Polynomial used to validate transmitted and received data	0x07

LSBfirst: endianness of data-byte transmission and reception

CRCenable: enables the optional CRC feature

CRCPolynomial: default polynomial used is 0x07 (x8+x2+x+1)

### **SPI timings**

Any single transaction timing follows the scheme in Figure 5.

For consecutive writing transactions, a minimum time interval of 4  $\mu$ s has to be taken into account in order to avoid overrun issues.

For latch and consecutive read transactions a minimum time interval of 4  $\mu s$  has to be taken into account in order to avoid overrun issues.

# **Examples**

All frames in the following examples do not contain CRC byte, which has to be added just in case the feature has not been disabled previously. After that CRC has been disabled, the frame consists of four bytes only.

To write bits from 31 to 16 (most significant bits) in row 1 with data byte 0xABCD and read row 2 in the following transaction, the first four bytes of the transmission (without CRC) are:

To receive data from register 04 the master should send the frame:

To write lower (least significant) 16-bits in row 3 with data #AABB and read back from the same row:

06\_06\_BB\_AA

And then



FF FF FF FF

To receive

The sent frame changes according to LSBfirst setting:

Table 26. LSBfirst example

LSBfirst = 0	04_03_CD_AB
LSBfirst = 1	20_C0_B3_D5

MISO line is valid as well. In this case, there is a full-reverse data transmission when LSBfirst=1, since data bit reception order changes as shown in the following table:

Table 27. LSBfirst and MISO line

	Byte[0]	Byte[1]	Byte[2]	Byte[3]
LSBfirst = 0	[7:0]	[15:8]	[23:16]	[31:24]
LSBfirst = 1	[0:7]	[8:15]	[16:23]	[24:31]

LSBfirst can be programmed using the transactions (other configuration bits involved in the transaction are set to their default states):

**Table 28. LSBfirst programming** 

LSBfirst = 1	24_24_07_CO
LSBfirst = 0	24_24_EO_02

The transaction to write LSBfirst=0 is byte-reversed, since the system has moved from the LSBfirst=1 condition. The read address is set so to read in the following transaction the content of **US\_REG1**.

Following the frames to enable/disable CRC feature:

Table 29. CRCenable programming

CRCenable = 1	24_24_07_40
CRCenable = 0	24_24_07_00

To reset status bits, the following frame should be sent:

28\_29\_00\_00

which resets all 16-bits (SPI and UART status registers). To clear SPI status bits only, SPI-master can send 1 s sequence to UART status bit register. Referring to the previous example, this leads to the following transaction:

28 29 FF 00

57/

Events are associated to interrupts so that, when the correspondent event mask bit in SPI IRQ register is activated, INT line is sensitive to that event.

For example, to activate CRC error interrupt (bit 12, related to status bit 28), the mask 0x1000 has to be written to write address 0x28 by the following transaction:

28\_28\_00\_10

# 8.6.3 UART peripheral

The STPM3x provides the UART interface, which allows a communication using two singledirection pins only; this reduces the cost of isolated communication, where required, since two low cost opto-isolators are needed for this purpose.

Main features of this interface are:

- Full-duplex, asynchronous communication
- Low-level sequential data exchange protocol (1 start, 8 data, 1 stop)
- NRZ standard format (mark/space)
- Fractional baud rate generator system (to offer a wide range of baud rates)
- Several error detection flags
- Configurable frame length
- Optional configurable CRC checksum
- Optional noise immunity algorithm

TX pin accesses this interface, which transmits data to the microcontroller, and RX pin, which receives data from the microcontroller. A simple master/slave topology is implemented on the UART interface where the STPM3x acts as the slave.

Transmission and reception are driven by a common baud rate generator; the clock for each one is generated only when UART is enabled.

UART transmitting and receiving sections must have the same bit speed, frame length and stop bits.

Communication starts when the master sends slave a valid frame (the microcontroller). The format of the frame is shown below.

Next Start Stop Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Start Bit Bit Idle frame Start Bit Start Extra Break frame Bit GIPG280320141437FSR

Figure 47. UART frame

As shown in *Figure 47*, each frame consists of 10 bits. Each bit is sent to a variable rate. All frame data are sent LSBfirst.

If a BREAK frame is received, a break flag is set and the whole packet reception aborts.

The frame receiver can recognize an IDLE frame, but packet processing is not involved.

## **UART** control register

**US\_REG1** and **US\_REG2** registers respectively contain all the configuration parameters of SPI and UART interfaces of the STPM3x. *Table 30* describes UART bits:

Row bit position	Name	Description	Default value
[23:16]	Timeout	Timeout threshold [ms]	0
9	Break on error	Enable/disable the operation to send break frame in case of error	0
8	Noise detection enable	Enable/disable error detection based on noise immunity algorithm	0
[7:0]	CRCPolynomial	Polynomial used to validate transmitted and received data	0x07

Table 30. UART control register US\_REG1

Timeout: any communication session should be completed within this configurable time
threshold (ms). If the timeout value is zero this threshold is disabled. If timeout expires,
the reception and the transmission processes stop and, if enabled, a BREAK character
is transmitted to warn the master about the error. Packet processing can resume only

after that BREAK transmission has been completed and an IDLE frame has been received.

- Break on error: if an error occurs (framing/noise/timeout/RX overrun) a BREAK command is transmitted to the master.
- Noise error detection. An oversampling technique is implemented to raise the noise level immunity: received bit value is accomplished taking in account the value of three samples, and applying to them the majority rule. This noise immunity algorithm is automatically enabled: if "noise detection enable" bit is set, all samples must have the same value to get a valid bit reception. In this case, when noise is detected within a frame, a noise detection error is issued and the whole packet is discarded.
- CRCPolynomial: default polynomial used is 0x07 (x8+x2+x+1).

CRC, in case of UART, has to be calculated on the reversed byte frame, because of the internal structure of UART blocks.

For example, if the frame to transmit is 04\_03\_CD\_AB, CRC should be calculated on the frame:

The frame to send is: 04 03 CD AB with the reversed CRC = 68

Note: For UART peripheral, CRC byte is sent reversed only.

Table 31. UART control register US\_REG2

Row bit position	Name	Description	Default value
[23:16]	Frame delay	TX frame-to-frame delay [bit periods]	0
[15:0]	Baud rate	Fractional baud rate generation	0x0683

- Frame delay: delay (expressed as bit periods) in transmitted frames. The bit period depends on the baud rate divider selection (see below).
- Baud rate: set to 9600 default value, the communication baud rate can be programmed in this configuration register. Theoretical values for configuration register can be calculated according to the following formulas, where a main clock frequency is 16 MHz, BR is the desired baud rate and BRDIV is the theoretical value of fractional divider:

#### **Equation 19**

$$BRDIV = \frac{Main\ Clock\ Frequency}{16*Communication\ Baud\ Rate} = \frac{16*10^6}{16*BR}$$

#### **Equation 20**

$$BRR_I = [BRDIV] = int(BRDIV)$$

# **Equation 21**

$$BRR_F = round(16 * (BRDIV - BRR_I))$$



where BRR<sub>I</sub> are bits [15:4] and BRR<sub>F</sub> are bits [3:0] of the register.

According to the chosen baud rate divider the bit period is:

#### **Equation 22**

 $Bit\ Period = (16 * BRR_I + BRR_F) * MClk\ Period$ 

*Table 32* summarizes the above calculation of the register value to select some typical baud rates:

**Baud rate BRDIV** Register value **BRR**<sub>I</sub> **BRR<sub>F</sub>** 2400 416.666667 416 = 0x1A011 = 0xB1A0B 9600 104.166667 104 = 0x683 = 0x3683 19200 52.0833333 52 = 0x341 = 0x1341 57600 17.3611111 17 = 0x116 = 0x6116 115200 8.68055556 8 = 0x811 = 0xB8B 230400 4.34027778 45 4 = 0x45 = 0x5460800 2.17013889 2 = 0x23 = 0x323

Table 32. Baud rate register examples

# 8.6.4 UART/SPI status register and interrupt control register

At row 20, at read address 0x28, the register is responsible for holding the status of UART/SPI peripherals of the STPM3x device. Setting the correspondent bit in IRQ CR the interrupt mask raises an interrupt on both INT1, INT2 pins based on the peripheral status.

Table 33. UART/SPI status and interrupt control register

Register	Bit position	Description	Default value	Access mode
	31	SPI busy	0	RO
	30	SPI RX overrun	0	RW
	29	SPI TX underrun	0	RW
	28	SPI CRC error	0	RW
	27	UART/SPI write error	0	RW
	26	UART/SPI read error	0	RW
	25	SPI TX empty	0	RO
SR	24	SPI RX full	0	RO
	22	UART TX overrun	0	RW
	21	UART RX overrun	0	RW
	20	UART noise error	0	RW
	19	UART frame error	0	RW
	18	UART timeout error	0	RW
	17	UART CRC error	0	RW
	16	UART break	0	RW
	15	mask for SPI busy status bit	0	RW
	14	mask for SPI RX overrun error status bit	0	RW
	13	mask for SPITX underrun error status bit	0	RW
	12	mask for SPI CRC error status bit	0	RW
	11	mask for write address error status bit	0	RW
	10	mask for read address error status bit	0	RW
IRQ CR	6	mask for UART TX overrun	0	RW
	5	mask for UART RX overrun	0	RW
	4	mask for UART noise error	0	RW
	3	mask for UART frame error	0	RW
	2	mask for UART timeout error	0	RW
	1	mask for UART CRC error	0	RW
	0	mask for UART break	0	RW

- SPI busy: peripheral in active state (for SPI diagnostic, not recommended for normal IRQ operations)
- SPI RX overrun: occurs when two consecutive write transactions are too fast and close to each other
- SPI TX underrun: occurs when a read-back operation (= write then read the same register) or latch/read is too fast



- SPI CRC error: CRC error detected
- UART/SPI write error: write address out of range (not write address not writable)
- UART/SPI read error: read address out of range (not read address not readable)
- SPI TX empty: transmission buffer empty (for SPI diagnostic, not recommended for normal IRQ operations)
- SPI RX full: reception buffer full (for SPI diagnostic, not recommended for normal IRQ operations)
- UART TX overrun: occurs when master and slave have different baud rates and master transmits before reception has ended
- UART RX overrun: active when received data have not been correctly processed
- UART noise error: noisy bit detected
- UART frame error: missing stop bit detected
- UART timeout error: timeout counter expired
- UART CRC error: CRC error detected
- UART break: break frame (all zeros) received

Read-write status bits are set by the occurrence of the related event and are not reset when the event ceases, on contrary master can only reset them transmitting a write sequence addressed to memory location 0x28.

# 9 Application design and calibration

The choice of external components in the transduction section of the application is a crucial point in the application design, affecting the precision and the resolution of the whole system. A compromise has to be found among the following needs:

- 1. Maximizing signal-to-noise ratio in the voltage and current channel
- Choosing current-to-voltage conversion ratio k<sub>S</sub> and the voltage divider ratio in a way that calibration can be achieved for a given constant pulse C<sub>P</sub>
- Choosing k<sub>S</sub> to take advantage of the whole current dynamic range according to desired maximum current and resolution

In this section, the rules for a good application design are described. After the design phase, any tolerance of the real components from these values or device internal parameter drift can be compensated through calibration.

Please refer to Section 8.4.6 and Section 8.4.7 for device basic calculations.

# 9.1 Application design

To reach C<sub>P</sub> target output constant pulse, the analog front end component choice has to depend on:

- value of R1 voltage divider resistor, given R2 and k<sub>S</sub> current sensor sensitivity
- k<sub>S</sub> given R1 and R2 voltage divider resistors

Calculations for these two methods are developed below:

First method: constant k<sub>S</sub>

Given R2 (smaller voltage divider resistor),  $k_S$  (current sensor sensitivity) and the target meter constant pulse CP (pulses/kWh) as input of the calculations, the value of the voltage divider resistor R1 comes from the following formula:

#### **Equation 23**

$$R_1 = R_2 \left( \frac{1800 \cdot k_S \cdot A_V \cdot A_I \cdot cal_V \cdot cal_I \cdot DClk}{V_{ref}^2 \cdot C_P} - 1 \right) [\Omega]$$

Second method: constant R1

Given R1, R2 (voltage divider resistors) and CP target meter constant pulse (pulses/kWh) as input of the calculations, the value of  $k_S$  current sensor comes from the following formula:

#### **Equation 24**

$$k_{S} = \frac{V_{ref}^{2} \cdot C_{P} \cdot \left(1 + \frac{R_{1}}{R_{2}}\right)}{1800 \cdot A_{V} \cdot A_{I} \cdot cal_{V} \cdot cal_{I} \cdot DClk} \left[mV/A\right]$$

Note: The

The resistor (the former) or the current channel sensor sensitivity (the latter) must be chosen as closer as possible to the target; small tolerance is compensated by the calibration, to reach the target constant pulse  $C_P$ 



With the above external components, the maximum measurable values of RMS voltage and current are:

#### **Equation 25**

$$V_{MAX} = \frac{1}{2} \cdot \frac{V_{ref}}{A_V \cdot \sqrt{2}} \cdot \frac{R_1 + R_2}{R_2} [V]$$

#### **Equation 26**

$$I_{MAX} = \frac{1}{2} \cdot \frac{V_{ref}}{A_I \cdot \sqrt{2}} \cdot \frac{1}{k_S} [A]$$

These values are calculated leaving some available room for the input range with the peak value and minimizing modulator distortions.

The current resolution value is:

#### **Equation 27**

$$I_{MIN} = \frac{I_N}{X_I} = \frac{V_{ref}}{\sqrt{2} \cdot A_I \cdot k_{RMS} \cdot k_{int} \cdot k_S \cdot 2^{15}} [A]$$

# 9.1.1 Example: current transformer case

This example shows the correct dimensioning of a meter using a current transformer having the following specification:

 Parameter
 Value

 V<sub>N</sub> nominal voltage
 230 V<sub>RMS</sub>

 I<sub>N</sub> nominal current
 5 A<sub>RMS</sub>

 I<sub>Max</sub> maximum current
 40 A<sub>RMS</sub>

 C<sub>P</sub> constant pulses
 1000 imp/kWh

Table 34. Example 1 design data

The dimension of the voltage channel considers the voltage divider resistor values as 770  $k\Omega$  and 470 $\Omega$ .

Setting  $C_P = 64000$  pulses/kWh (at <u>LPWx</u> = 1 - device default value) and according to calculation above the following values are:

Table 35. Example 1 calculated data

Parameter	Value
Current sensor sensitivity	$k_{\mathcal{S}} = \frac{V_{ref}^{2} \cdot C_{P} \cdot \left(1 + \frac{R_{1}}{R_{2}}\right)}{1800 \cdot A_{V} \cdot A_{I} \cdot cal_{V} \cdot cal_{I} \cdot DClk} = 3.508  mV/A$
LED frequency at P <sub>N</sub>	$LED_f = \frac{P \cdot DClk}{2 \cdot LED\_PWM} = 20,44 \text{ Hz}$
V <sub>MAX</sub>	$V_{MAX} = \frac{1}{2} \cdot \frac{V_{ref}}{A_V \cdot \sqrt{2}} \cdot \frac{R_1 + R_2}{R_2} = 347.8V$
I <sub>MAX</sub>	$I_{MAX} = \frac{1}{2} \cdot \frac{V_{ref}}{A_I \cdot \sqrt{2}} \cdot \frac{1}{k_S} = 60,5 A$
I <sub>MIN</sub>	$I_{MIN} = \frac{I_N}{X_I} = \frac{V_{ref}}{\sqrt{2} \cdot A_I \cdot k_{RMS} \cdot k_{int} \cdot k_S \cdot 2^{15}} = 6mA$
LSB <sub>P</sub>	$LSB_{P} = \frac{LED\_PWM \cdot V_{ref}^{2} \cdot \left(1 + \frac{R_{1}}{R_{2}}\right)}{k_{int} \cdot A_{V} \cdot A_{I} \cdot k_{S} \cdot cal_{V} \cdot cal_{I} \cdot 2^{28}} = 0.820 \ mW/LSB$
LSB <sub>E</sub>	$LSB_E = \frac{LED\_PWM \cdot V_{ref}^2 \cdot \left(1 + \frac{R_1}{R_2}\right)}{3600 \cdot DClk \cdot k_{int} \cdot A_V \cdot A_I \cdot k_S \cdot cal_V \cdot cal_I \cdot 2^{17}} = 0,215mWs/LSB$

To set the desired LED pulse output, a division factor can be set through  $\underline{\mathsf{LPWx}[3:0]}$  bits in  $\mathsf{DSP\_CR1}$  and  $\mathsf{DSP\_CR2}$  configuration registers.

Table 36. LPWx bits, Cp, LSBp and LSBE relationships

LPWx	Division factor	C <sub>P</sub> [imp/kWh]	LED at P <sub>Nom</sub> [Hz]	Pulse value [Ws]	LSB <sub>P</sub> mW/LSB	LSB <sub>E</sub> mWs/LSB
0000	0,0625	1024000	327,11	3,52	0,051	0,013
0001	0,125	512000	163,56	7,03	0,103	0,027
0010	0,25	256000	81,78	14,06	0,205	0,054
0011	0,5	128000	40,89	28,13	0,410	0,108
0100	1	64000	20,44	56,25	0,820	0,215
0101	2	32000	10,22	112,50	1,641	0,430
0110	4	16000	5,11	225	3,282	0,860



LSB<sub>P</sub> LSB<sub>E</sub> **Division** LED at Pulse value  $C_{P}$ **LPWx** [imp/kWh] mW/LSB factor P<sub>Nom</sub> [Hz] [Ws] mWs/LSB 0111 8 8000 2,56 450 6,563 1,721 1000 16 4000 900 3.441 1.28 13.127 1001 1800 32 2000 0.64 26,253 6,882 1010 64 1000 0,32 3600 52,507 13,764 1011 128 500 0,16 7200 105,014 27,529 1100 256 250 0,08 14400 210,028 55,057 1101 512 125 0,04 28800 420,055 110,115 1110 1024 62,5 0,02 57600 840,110 220,230 1111 2048 31,25 0,01 115200 1680,221 440,460

Table 36. <u>LPWx</u> bits, Cp, LSB<sub>P</sub> and LSB<sub>E</sub> relationships (continued)

The closer value to desired C<sub>P</sub> is given by setting <u>LPWx</u> divider to 1010.

Any tolerance producing small variation of CP from 1000 imp/kWh can be compensated by calibration: setting CHV and CHI bits.

For a 1000 imp/kWh meter with these settings LSB<sub>F</sub>=13.764 mWs/LSB.

# 9.2 Application calibration

The meter has to be calibrated so to compensate external component tolerances and internal  $V_{\text{REF}}$  possible drift.

After the calibration, a meter using the STPM3x can reach IEC class 0.2 accuracy, taking into account that the component choice follows the rules explained above, and the layout and signal routing minimize the noise capture.

#### 9.2.1 Voltage and current calibration (CHVx, CHIx bits)

Thanks to the device internal architecture and linearity, all calculated values (RMS, energies and power) can be calibrated in a single point, just calibrating voltage and current streams.

For this purpose, a known nominal voltage  $V_{N}$  and current  $I_{N}$  must be applied to the meter under calibration.

Referring to Section 9.1 and Section 5, having  $R_1$  or  $k_S$  calculated as stated in the previous section, the target values of voltage and current RMS registers,  $X_V$  and  $X_I$  respectively are calculated as follows:



Parameter	Value
Voltage register value at V <sub>N</sub>	$X_{V} = \frac{V_{N} \cdot \sqrt{2} \cdot A_{V} \cdot k_{RMS} \cdot 2^{15}}{V_{ref} \cdot \left(1 + \frac{R_{1}}{R_{2}}\right)}$
Current register value at I <sub>N</sub>	$X_{I} = \frac{I_{N} \cdot \sqrt{2} \cdot A_{I} \cdot k_{RMS} \cdot k_{int} \cdot k_{S} \cdot 2^{15}}{V_{ref}}$

Table 37. Calibration target values

Note:

For the above calculation, the calculated value of the component  $k_S$  or  $R_1$  (according to the chosen design method) must be used; the difference of the real component is compensated by calibration as a tolerance.

To start calibration, the device has to be programmed with the proper gain and current sensor; moreover, to obtain the greatest correction dynamic, calibrators are initially set in the middle of their range (0x800), thus obtaining a calibration range of  $\pm 12.5\%$  per voltage or current channel.

After applying  $V_N$  and current  $I_N$  to the meter, a certain number of voltage and current RMS samples must be read and averaged (please, refer to averaged register values as  $V_{AV}$  and  $I_{AV}$ ) to calculate voltage and channel calibrators as follows:

Parameter	Value								
Calibrator value	$CHV = 14336 \cdot \frac{X_V}{V_{AV}} - 12288$	$CHI = 14336 \cdot \frac{X_I}{I_{AV}} - 12288$							
Correction factor	$K_V = 0.125 \cdot \frac{CHV}{2048} + 0.75$	$K_I = 0.125 \cdot \frac{CHI}{2048} + 0.75$							

**Table 38. Calibrator calculation** 

The above procedure must be repeated for all voltage/current channels.

## 9.2.2 Phase calibration (PHVx, PHCx bits)

The STPM3x does not introduce any phase shift between voltage and current channels.

However, the voltage and current signals come from transducers, which could have inherent phase errors. For example, a phase error of 0.1  $^{\circ}$  to 0.3  $^{\circ}$  is not uncommon for a current transformer (CT). These phase errors can vary from part to part, and they must be corrected in order to perform accurate power calculations. The errors associated with phase mismatch are particularly noticeable at low power factors.

The phase compensation block provides a method of digital phase correction of the phase shifting between voltage and current channels which can be introduced by the external component intrinsic characteristics or by external component mismatch. The amount of



phase compensation can be set per each channel, and it is executed delaying the currents and voltage samples using bits of the phase calibration configurators: PHCx[9:0] and PHVx[1:0].

These registers act in the same way by delaying the desired waveform by a certain quantity given from the equations below in degree:

Table 39. Phase-delay

Parameter	Value
Current shift	$\varphi_{\mathcal{C}} = \frac{f_{line}}{\text{SCLK}} \cdot \text{PHCx}[9:0] \cdot 360^{\circ}$
Voltage shift	$\varphi_V = \frac{f_{line}}{\text{SCLK}} \cdot \text{PHVx}[1:0] \cdot 2^9 \cdot 360^{\circ}$
Global phase shift	$\varphi = \frac{f_{line}}{\text{SCLK}} \cdot \left( \text{PHVx}[1:0] \cdot 2^9 - \text{PHCx}[9:0] \right) \cdot 360^{\circ}$

A capacitive behavior is determined by the current leading the voltage waveform to a certain angle. In this case, there is the compensation by delaying the current waveform by the same angle through PHCx register. For a 50 Hz line the current channel waveform maximum delayed is:

 $\phi_C \le 4.6080^\circ$  with step  $\Delta \phi_C = 0.0045^\circ$ 

An inductive behavior has the opposite effect, so that current lags the voltage waveform. In this case, PHV register delays the voltage waveform by the minimum angle to invert the behavior to capacitive and then acting on PHCx register for the fine tuning of the current waveform.

PHV impacts on the calculation of power and energies related to both current channels. For a 50 Hz line, the voltage channel waveform maximum delayed is:

 $\phi_V \le 6.912$ ° with step  $\Delta \phi_V = 2.304$ °.

— Voltage
— Currentcapacitive
— Currentinductive

Figure 48. Phase shift error

The  $\Theta$  angle can be measured through the error on active power (from LED) averaged over a certain number of samples (i.e. 50) at power factor PF = 0,5.

For example, if the error = e, the phase shift between voltage and current is:

## **Equation 28**

$$\theta = \cos^{-1}\left(\frac{1-e}{2}\right) - 60^{\circ}$$

To compensate this error, PHC and PHV bits must be set as below, to introduce a correction factor  $\phi$ =- $\Theta$ 

Table 40. Phase compensation

Parameter	Value
	PHVx = 0x0
φ<0	$PHCx = \frac{\phi \cdot SCLK}{360 \cdot f_{line}}$

Table 40. Phase compensation (continued)

Parameter	Value
$0 < arphi < rac{f_{line}}{ ext{SCLK}} \cdot 2^{10} \cdot 360^{\circ}$	PHVx = 0x2
	$PHCx = PHVx \cdot 2^9 - \frac{\varphi \cdot SCLK}{360 \cdot f_{line}}$
$\frac{f_{line}}{\text{SCLK}} \cdot 2^{10} \cdot 360^{\circ} < \varphi < \frac{f_{line}}{\text{SCLK}} \cdot 3 \cdot 2^{9} \cdot 360^{\circ}$	PHVx = 0x3
	PHCx[9] = 0x0
	$PHCx[8:0] = PHVx \cdot 2^9 - \frac{\varphi \cdot SCLK}{360 \cdot f_{line}}$

## 9.2.3 Power offset calibration (OFAx, OFAx, OFRx, OFSx bits)

The device has the power offset compensation register for all measured powers (active, active fundamental, reactive and apparent) to compensate, for each channel, the power measured due to noise capture in the application.

Power registers are signed values, (MSB is the sign and negative values are two's complemented); the power offset registers are also signed registers with LSB value equal to 4 times the power LSB:

**Table 41. Power offset LSB** 

Parameter	Value
Power LSB value	$LSB_{P} = \frac{LED\_PWM \cdot V_{ref}^{2} \cdot \left(1 + \frac{R_{1}}{R_{2}}\right)}{k_{int} \cdot A_{V} \cdot A_{I} \cdot k_{S} \cdot cal_{V} \cdot cal_{I} \cdot 2^{28}} \left[\frac{W}{LSB}\right]$
Power offset LSB value	$LSB_{PO} = LSB_P \cdot 2^2 = \frac{LED\_PWM \cdot V_{ref}^2 \cdot \left(1 + \frac{R_1}{R_2}\right)}{k_{int} \cdot A_V \cdot A_I \cdot k_S \cdot cal_V \cdot cal_I \cdot 2^{28}} \cdot 2^2 \left[\frac{W}{LSB}\right]$

Power offset can be compensated by measuring the power value when the current I = 0, if the average value is not null; the value is due to external influences, then an opposite value should be applied to the power offset register.

There are three types of data register:

- RW: read and written by application (in orange in the picture below)
- RWL: the status bits, set from DSP, must be latched to read updated content, and must be cleared by the application (in orange in the picture below)
- RL: read registers only, they contain measured data and are continuously updated by DSP, so they need to be latched before reading (in blue in the picture below)

The following nomenclature is used in the above registers:

- A: active wideband
- F: active fundamental
- R: reactive
- S: apparent



# [[5]

# 10.1 Register map graphical representation

Table 42. Register map

														ndex											
		(R)ead	MSW [31:16]												LSW [15:0]										Default
Row	Address	(W)rite (L)atch	MSB [31:24]				LSB [23:16]								MSB	[15:8	3]			L	SB [	[7:0]	]	Names	values
			31:28		27:24		23:	20		19:16			15:1	12		11:8		7	:4			3:0			
				DSP control register #1																					
			31 30	29 28	27 26 25 24	23	22	21	20	19	18	17	16	15 14 1	13 12	11	10 9	8	7 6	5	4	3	2 1 0		
0	00	RW	LCS1[1:0]	LPS1[1:0]	LPW1 [3:0]	BLPFC1	BLPFV1	ROC1	BHPFC1	BHPFV1	APM1	AEM1							TC1[2:0]	ENVREF1	ClearSS		CLRSS_T01[3:0]	dsp_cr1	040000A0
										[	DSF	- co	onti	rol registe	er #2			h					O		
			31 30	29 28	27 26 25 24	23	22	21	20	19	18	17	16	15 14 1	13 12	11	10 9	8	7 6	5	4	3	2 1 0		
1	02	RW	LCS2[1:0]	LPS2[1:0]	LPW2 [3:0]	BLPFC2	BLPFV2	ROC2	BHPFC2	BHPFV2	APM2	AEM2							TC2[2:0]	ENVREF2	ClearSS		CLRSS_TO2[3:0]	dsp_cr2	240000A0

DocID026142 Rev 1

	Table 42. Register map (continued)													T	T					
												ln	dex							
		(R)ead			MSW	[31:	16]									LSW	[15:0]			Default
Row	Address	(W)rite (L)atch	MSB [	LSB [23:16]						MSB	[15:8]		LSB [7:0]		Names	values				
			31:28	27	:24		23:2	:20 19:16				15:12		11:8		7:4 3:0				
										DS	Рсс	ontro	ol regis	ster #3						
			31 30 29 28	27 26	25 24	23	22	21 2	0 19	18	17	16	15 14	13 12	11 10	9 8	9 8 7 6 5 4 3 2 1 0			
2	04	RW		FREQ	OFF2	o Latch	atch2	atch1	leser FN	<u> </u>	رات: ا		ZCR		0.	40 TI	ME TUDIAO.O		dsp_cr3	000004E0
				REF_F		S/W Auto Latch	S/W Latch2	S/W Latch1	TMP FN	TMP TO [4:0]		ZCR	_SEL [1:0]		5/	4G_11	ME_THR[13:0]			
3	06	RW				PHV1[1:0]				F	PHC	1[9:	9:0]		PHV2[1:0]	DHC2[9:0]		0]	dsp_cr4	00000000
4	08	RW	SAG	_THR1	[9:0]				;	SW\	/_TI	HR1	[9:0]		CHV1 [11:0]				dsp_cr5	003FF800
5	0A	RW					٦			SWC	C_TI	HR1	1 [9:0]				CHC1 [11:0]		dsp_cr6	003FF800
6	0C	RW	SAG <sub>.</sub>	_THR2	2 [9:0]				;	SW\	/_TI	HR2	2 [9:0]				CHV2 [11:0]		dsp_cr7	003FF800
7	0E	RW					7	SWC_THR2 [9:0]							CHC2 [11:0]				dsp_cr8	003FF800
8	10	RW	OF		OFA1 [9:0]						O] AH_UP1 [11:0]				dsp_cr9	00000FFF				
9	12	RW	0	FS1 [9	:0]					С	)FR	1 [9	:0]			Al	H_DOWN1 [11	:0]	dsp_cr10	00000FFF





Table 42. Register map (continued) Index MSW [31:16] LSW [15:0] (R)ead Default Row Address (W)rite Names values (L)atch MSB [31:24] LSB [23:16] MSB [15:8] LSB [7:0] 31:28 27:24 23:20 19:16 15:12 11:8 7:4 3:0 14 RW OFAF2 [9:0] OFA2 [9:0] AH\_UP2 [11:0] dsp\_cr11 10 00000FFF 16 RW OFS2 [9:0] OFR2 [9:0] AH\_DOWN2 [11:0] 00000FFF 11 dsp\_cr12 DFE Control Register 1 [31:0] 31 30 29 28 27 26 18 RW 0F270327 12 dfe\_cr1 GAIN1[1:0] DFE Control Register 2 [31:0] RW 03270327 1A 13 dfe\_cr2 GAIN1[2:0]

DocID026142 Rev 1

					Table 4	12. Register	map (contin	ued)				
		(R)ead		MSW [	31:16]			LSW [	15:0]		Names	Default
Row	Address	(W)rite (L)atch	MSB [31:	24]	LSB [	23:16]	MSB	[15:8]	LSB	[7:0]		values
			31:28	27:24	23:20	19:16	15:12	11:8	7:4	3:0		
					DSP IR	Q (Interrupt C	ontrol Mask) R	egister #1				
14	1C	RW	31 30 29 28 27	26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0	dsp_irq1	00000000
			V1 IRQ CR	[7:0]	C1 IRQ CR[3:0]	PH1 IR0	Q CR[7:0]	PH2 IRQ	CR [7:0]	PH1+PH2 IRQ CR[3:0]		
					DSP IR	RQ (interrupt o	ontrol mask) re	egister #2				
15	1E	RW	31 30 29 28 27	26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0	dsp_irq2	00000000
			V2 IRQ CR	[7:0]	C2 IRQ CR[3:0]	PH1 IRC	Q CR [7:0]	PH2 IRQ	CR [7:0]	PH1+PH2 IRQ CR[3:0]		





Table 42.	Register	map	(continued)
-----------	----------	-----	-------------

	l	1			145.5	. <u></u>	map (contin	,			1	ı
						lı	ndex					
		(R)ead		MSW	[31:16]			LSW [	[15:0]			Default
Row	Address	(W)rite (L)atch	MSE	3 [31:24]	LSB	[23:16]	MSB	[15:8]	LSB	[7:0]	Names	values
			31:28	27:24	23:20	19:16	15:12	11:8	7:4	3:0		
						DSP Interru	upt Register #1					
			31 30 29	28 27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0		
			5	V1	C1	F	PH1	P	H2	PH1+PH2		
16	20	RWL	TAMPER OR WRONG PH1 TAMPER Swell End	Swell Start Sag End Sag Start Per ERR	Swell End Swell Start Nah Signal Stuck	Energy Overflow	Power Sign	Energy Overflow	Power Sign	Energy Overflow Power Sign	dsp_sr1	00000000
			71			S R F A	S R F A	S R F A	S R F A	R A R A		

												Та	ble	42	Re	gis	ter	ma	ap (c	ontii	nue	d)						T	,
																	In	dex	K										
		(R)ead						N	/ISV	N [3	31:1	6]										LS	w [	15:0]					Default
Row	Address	(W)rite (L)atch			MS	в [:	31:2	24]				L	SB	[23	:16]	l				MSB	[15:	:8]			LSB	[7:0]		Names	values
				31:	:28		į	27:2	24		2	3:2	20		19	):16			15:1	2		11:8		7	:4	3	3:0		
															DSF	o Int	erru	pt F	Regis	ter #2	2								
			31	30	29	28	27	26	25	24	23 2	2 2	21 20	0 19	18	17	16	15	14 1	3 12	11	10 9	8	7 6	5 4	3 2	1 0		
			5				V2	2				C2					Pl	H1					Pŀ	12		PH1	+PH2		
17	22	RWL	TAMPER OR WRONG	PH2 TAMPER	Swell End	Swell Start	Sag End	Sag Start	Per ERR	Signal Stuck	Swell End	Swell Start	Nah	Signal Stuck	En Ove	erg <u>y</u> erflo		Po	ower	Sign		Energy Overflow		Powe	er Sign	Energy Overflow	Power Sign	dsp_sr2	00000000
			TAN		U)	S				Š	0) (	מ	ö		R	F	Α	S	R	= A	s	R F	Α	S R	FA		R A		
														UAI	RT 8	& SI	PI C	ontr	ol Re	giste	r #1								
10	0.4		31	30	29	28	27	26	25	24	23 2	2 2	21 20	0 19	18	17	16	15	14 1	3 12	11	10 9	8	7 6	5 4	3 2	1 0		
18	24	RW									Т	ime	e Ou	ıt [7	:0] (	(ms)		Isbfirst	crcen			Break on Err	Noise en	CRO	C Polyr	nomial	[7:0]	us_reg1	00004007





Table 42. Register map (continued)																	
							Ind	lex									
		(R)ead		MSW	[31:16]						LSW [	15:0]					Default
Row	Address	(W)rite (L)atch	MSB	[31:24]	LSE	3 [23:16]			MSE	3 [15:8	3]		LS	B [7:0	)]	Names	values
			31:28	27:24	23:20	19:16		15:	12		11:8	7	:4		3:0	_	
						UART & SP	Cor	ntrol R	legiste	er #2							
19	26	RW	31 30 29 28	27 26 25 24	23 22 21	20 19 18 17	16 1	5 14	13 12	2 11	10 9 8	7 6	5	4 3	2 1 0	us_reg2	00000683
					Frame	Delay [7:0]			•	Ва	aud rate (u	ıfix16_e	en4)				
						UART &	SPI	IRQ R	egiste	er							
			31 30 29 28	27 26 25 24	23 22 21	20 19 18 17	16 1	5 14	13 12	2 11	10 9 8	7 6	5	4 3	2 1 0		
20	28	RW	UA	ART & SPI IRO	Q Status Re	gister			U	ART 8	SPI IRQ	Contro	Reg	ister		us_reg3	00000000
			busy overrun underrun	write error read error tx empty rx full	idle tx ovr rx ovr	frame err time-out err crc error	Break	overrun	crc error	read error	underrun	tx ovr	rx ovr	noise err frame err	time-out err crcerror		

DocID026142 Rev 1

							In	idex					
		(R)ead		N	MSW [31:16]				LSW [	15:0]			Default
Row	Address	(W)rite (L)atch	MS	SB [31:24]		LSB [23	:16]	МЅВ [	15:8]	LSB	[7:0]	Names	values
			31:28	3 27:	24 23	:20	19:16	15:12	11:8	7:4	3:0		
							DSP live	e events #1					
			31 30 29	28 27 26	25 24 23 22	21 20 19	18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0		
					V1			C1	Pl	H1	PH1+PH2		
21	2A	RL		SAG1_EV[3:0]	SWV1_EV[3:0]	Per ERR Signal Stuck ZCR	SWC1_EV[3:0]	Nah Signal Stuck ZCR	S B Energy Overflow A	S R F A A	Energy Overflow  A  Power Sign	dsp_ev1	00000000

Table 42. Register map (continued)



DocID026142 Rev 1

93/131

Table 42. Register map (continued) Index MSW [31:16] LSW [15:0] (R)ead **Default** (W)rite Row Address **Names** values MSB [31:24] LSB [23:16] MSB [15:8] LSB [7:0] (L)atch 31:28 27:24 23:20 19:16 15:12 7:4 3:0 11:8 DSP live events #2 26 28 27 15 14 13 12 10 29 25 24 23 22 21 20 19 18 17 16 11 V2 C2 PH2 PH1+PH2 2C **Energy Overflow** 22 RL dsp\_ev2 00000000 Power Sign SWC2\_EV[3:0] SAG2\_EV[3:0] SWV2\_EV[3:0] Signal Stuck Signal Stuck Per ERR Power Sign Power Sign ZCR ZCR Nah RF R S R FA S Α ARA 2E RL PH2 Period [11:0] PH1 Period [11:0] 23 dsp\_reg1 00000000 Padding V1 Data [23:0] 30 RL00000000 24 dsp\_reg2 25 RL 32 **Padding** C1 Data [23:0] dsp\_reg3 00000000 RL V2 Data [23:0] dsp\_reg4 26 34 **Padding** 00000000 27 36 RLPadding C2 Data [23:0] 00000000 dsp\_reg5 V1 Fund [23:0] RL **Padding** 28 38 dsp\_reg6 00000000

	Table 42. Register map (continued)  Index												
						l	nde	x					
		(R)ead		MSW	[31:16]				LSW [	15:0]			Default
Row	Address	(W)rite (L)atch	MSB [	[31:24]	LSB [	[23:16]		MSB [	[15:8]	LSB	[7:0]	Names	values
			31:28	27:24	23:20	19:16		15:12	11:8	7:4	3:0		
29	ЗА	RL	Pad	Padding					d [23:0]			dsp_reg7	00000000
30	3C	RL	Pad	Padding					d [23:0]			dsp_reg8	00000000
31	3E	RL	Pad	lding				C2 Fun	d [23:0]			dsp_reg9	00000000
32	40	RL											00000000
33	42	RL										dsp_reg11	00000000
34	44	RL										dsp_reg12	00000000
35	46	RL										dsp_reg13	00000000
36	48	RL		C1 RMS [	Data [17:2]				V1 RMS D	ata [17:2]		dsp_reg14	00000000
37	4A	RL		C2 RMS [	Data [17:2]				V2 RMS D	ata [17:2]		dsp_reg15	00000000
38	4C	RL		SAG1_TIME [14:0]					SWV1_	ΓΙΜΕ [14:0]		dsp_reg16	00000000
39	4E	RL		C1_PHA[11:0]					SWC1_	ΓΙΜΕ [14:0]		dsp_reg17	00000000
40	50	RL		SAG2_TIME [14:0]					SWV2_	ΓΙΜΕ [14:0]		dsp_reg18	00000000



Table 42. Register map (continued)

							ndex	•					
		(R)ead		MSW	[31:16]			LSW [	15:0]			Default	
Row	Address	(W)rite (L)atch	MSB	[31:24]	LSB [	23:16]	MSB	[15:8]	LSB	[7:0]	Names	values	
			31:28	27:24	23:20	19:16	15:12	11:8	7:4	3:0			
41	52	RL			C2_PHA[11:0	]		SWC2_	ΓΙΜΕ [14:0]		dsp_reg19	00000000	
42	54	RL		PH1 Active Energy									
43	56	RL		PH1 Fundamental Energy									
44	58	RL		PH1 Reactive Energy									
45	5A	RL		PH1 Apparent Energy									
46	5C	RL				PH1	Active Power[2	28:0]			ph1_reg5	00000000	
47	5E	RL				PH1 Fun	damental Pow	er[28:0]			ph1_reg6	00000000	
48	60	RL				PH1 R	eactive Power	[28:0]			ph1_reg7	00000000	
49	62	RL				PH1 Appa	arent RMS Pov	ver[28:0]			ph1_reg8	00000000	
50	64	RL		PH1 Apparent Vectorial Power[28:0]									
51	66	RL		PH1 Momentary Active Power[28:0]									
52	68	RL		PH1 Momentary Fundamental Power[28:0]									
53	6A	RL				ph1_reg12	00000000						

					Table 4	42. Register	map (contin	ued)					
						lı	ndex						
		(R)ead		MSW	[31:16]			LSW [	15:0]			Default	
Row	Address	(W)rite (L)atch	MSB	[31:24]	LSB [	[23:16]	MSB [	[15:8]	LSB	[7:0]	Names	values	
			31:28	27:24	23:20	19:16	15:12	11:8	7:4	3:0			
54	6C	RL				PH2 Ac	tive Energy				ph2_reg1	00000000	
55	6E	RL		PH2 Fundamental Energy									
56	70	RL		PH2 Reactive Energy									
57	72	RL		PH2 Apparent RMS Energy									
58	74	RL		PH2 Active Power[28:0]									
59	76	RL				PH2 Fur	ndamental Powe	er[28:0]			ph2_reg6	00000000	
60	78	RL				PH2 F	leactive Power[	[28:0]			ph2_reg7	00000000	
61	7A	RL				PH2 Appa	arent RMS Pow	/er[28:0]			ph2_reg8	00000000	
62	7C	RL				PH2 Appar	ent Vectorial Po	ower[28:0]			ph2_reg9	00000000	
63	7E	RL		PH2 Momentary Active Power[28:0]									
64	80	RL		PH2 Momentary Fundamental Power[28:0]									
65	82	RL		PH2 AH_ACC									
66	84	RL				tot_reg1	00000000						





Table 42. Register map (continued)

					Table -	tz. Hegistel	map (contin	iucuj				
						lı	ndex					
		(R)ead		MSW	[31:16]			LSW [	15:0]			Default
Row	Address	(W)rite (L)atch	MSB [	31:24]	LSB [	23:16]	MSB	[15:8]	LSB	[7:0]	Names	values
			31:28	27:24	23:20	19:16	15:12	11:8	7:4	3:0		
67	86	RL		Total Fundamental Energy								
68	88	RL				tot_reg3	00000000					
69	8A	RL				tot_reg4	00000000					

# Table 43. Register map legend

Read/Write bit	RESERVED	Read	Active Energy/Power	Fundamental Energy/Power	Reactive Energy/Power	Apparent Energy/Power
			A	F	R	S

# 10.2 Configuration register

Table 44. DSP control register 1 (DSP\_CR1)

Row	Bit	Internal signal	Description	Default
	0			0
	1	CLRSS_TO1	Set duration of primary channel signal to clear sag and swell	0
	2	021100_101	and avoid race condition on digital counters	0
	3			0
	4	ClearSS1	Clear sag and swell time register and history bits for primary channel, auto-reset to '0'	0
	5	ENVREF1	Enable internal voltage reference for primary channel: 0: reference disabled – external V <sub>REF</sub> required 1: reference enabled	1
	6			0
0	7	TC1	Temperature compensation coefficient selection for primary channel voltage reference V <sub>REF1</sub> (See <i>Table 9</i> )	1
	8			0
	9		Reserved	0
	10		Reserved	0
	11		Reserved	0
	12		Reserved	0
	13		Reserved	0
	14		Reserved	0
	15		Reserved	0
	16		Reserved	0

Table 44. DSP control register 1 (DSP\_CR1) (continued)

Row	Bit	Internal signal	Description	Default
	17	AEM1	Apparent energy mode for primary channel: 0: use apparent RMS power 1: use apparent vectorial power	
	18	APM1	Apparent vectorial power mode for primary channel: 0: use fundamental power 1: use active power	
	19	BHPFV1	Bypass hi-pass filter for primary voltage channel: 0: HPF enabled 1: HPF bypassed	
	20	BHPFC1	Bypass hi-pass filter for primary current channel: 0: HPF enabled 1: HPF bypassed	
	21	ROC1	Add Rogowski integrator to primary current channel filtering pipeline: 0: integrator bypassed 1: integrator enabled	
0	22	BLPFV1	Primary voltage channel frequency content used for reactive power calculation: 0: fundamental 1: wideband	
	23	BLPFC1	Primary current channel frequency content used for reactive power calculation: 0: fundamental 1: wideband	
	24			
	25	LPW1	LED1 speed dividing factor: 0x0 = 2^(-4), 0xF = 2^11	
	26		Default 0x4 = 1	
	27			
	28	LPS1	LED1 pulse-out power selection: LPS1 [1:0]: 00,01,10,11	
	29	Li 01	LED1 output: active, fundamental, reactive, apparent	
	30		LED1 pulse-out channel selection:	
	31	LCS1	LCS1 [1:0]: 00,01,10,11 LED1: primary channels, secondary channels, algebraic, sigma-delta bitstream	

Table 45. DSP control register 2 (DSP\_CR2)

Row	Bit	Internal signal	Description	Default
	0			0
	1	CLRSS_TO2	Set duration of secondary channel signal to clear sag and	0
	2	OLN33_102	swell and avoid race condition on digital counters	0
	3			0
	4	ClearSS2	Clear sag and swell time register and history bits for primary channel, auto-reset to 0	0
	5	ENVREF2	Enable internal voltage reference for primary channel: 0: reference disabled – external V <sub>REF</sub> required 1: reference enabled	1
	6			0
1	7	TC2	Temperature compensation coefficient selection for primary channel voltage reference V <sub>REF2</sub> . (See <i>Table 9</i> )	1
	8			0
	9		Reserved	0
	10		Reserved	0
	11		Reserved	0
	12		Reserved	0
	13		Reserved	0
	14		Reserved	0
	15		Reserved	0
	16		Reserved	0

Table 45. DSP control register 2 (DSP\_CR2) (continued)

Row	Bit	Internal signal	Description	Default
	17	AEM2	Apparent energy mode for primary channel: 0: use apparent RMS power 1: use apparent vectorial power	
	18	APM2	Apparent vectorial power mode for primary channel: 0: use fundamental power 1: use active power	
	19	BHPFV2	Bypass hi-pass filter for primary voltage channel: 0: HPF enabled 1: HPF bypassed	
	20	BHPFC2	Bypass hi-pass filter for primary current channel: 0: HPF enabled 1: HPF bypassed	
	21	ROC2	Add Rogowski integrator to primary current channel filtering pipeline: 0: integrator bypassed 1: integrator enabled	
1	22	BLPFV2	Primary voltage channel frequency content used for reactive power calculation: 0: fundamental 1: wideband	
	23	BLPFC2	Primary current channel frequency content used for reactive power calculation: 0: fundamental 1: wideband	
	24			
	25 26	LPW2	LED2 speed dividing factor: 0x0 = 2^(-4), 0xF = 2^11 Default 0x4 = 1	
	27			
	28		LED2 pulse-out power selection:	
	29	LPS2	LPS2 [1:0]: 00,01,10,11 LED2: output, active, fundamental, reactive, apparent	
	30		LED2 pulse-out channel selection:	
	31	LCS2	LCS2 [1:0]: 00,01,10,11 LED2: primary channels, secondary channels, algebraic, sigma-delta bitstream	

Table 46. DSP control register 3 (DSP\_CR3)

Row	Bit	Internal signal	Description	Default
	0			0
	1			0
	2			0
	3			0
	4			0
	5			1
	6	TIME_VALUE	Time counter threshold for voltage sag detection	1
	7	TIWL_VALUE		1
	8			0
2	9			0
	10			1
	11			0
	12			0
	13			0
	14		Selection bit for ZCR/CLK pin, (output depends on ZCR/CLK enable bit):	0
	15	ZCR_SEL	ZCR_SEL[1:0]: 00, 01, 10, 11 ZCR: V1, C1, V2, C2 CLK: 7.8125 kHz, 4 MHz, 4 MHz, 50% duty cycle, 16 MHz	0
	16	ZCR_EN	ZCR/CLK pin output: 0: CLK 1: ZCR	0

Table 46. DSP control register 3 (DSP\_CR3) (continued)

Row	Bit	Internal signal	Description	Default
	17		Selection bits for tamper tolerance:	0
	18	TMP_TOL	TMP_TOL[1:0]: 00, 01, 10, 11 Tolerance: 12.5%, 8.33%, 6.25%, 3.125%	0
	19	TMP_EN	Enable tampering feature: 0: tamper disable 1: tamper enable	0
	20	S/W Reset	Global reset brings the entire register map to default This bit is set to zero after this action automatically	0
	21	S/W Latch1	Primary channel measurement register latch This bit is set to zero after this action automatically	0
	22	S/W Latch2	Secondary channel measurement register latch his bit is set to zero after this action automatically	0
	23	S/W Auto Latch	Automatic measurement register latch at 7.8125 kHz	0
2	24	LED10FF	LED1 pin output disable 0: LED1 output on 1: LED1 output disabled When the LED output is disabled the pin is set at low-state	0
	25	LED2OFF	LED2 pin output disable 0: LED2 output on 1: LED2 output disabled When the LED output is disabled the pin is set at low-state	0
	26	EN_CUM	Cumulative energy calculation 0: cumulative is the sum of channel energies 1: total is the difference of energies	0
	27	REF_FREQ	Reference line frequency: 0: 50 Hz 1: 60 Hz	0
	28		Reserved	0
	29		Reserved	0
	30		Reserved	0
	31		Reserved	0

Table 47. DSP control register 4 (DSP\_CR4)

Row	Bit	Internal signal	Description	Default
	0			0
	1		Secondary current channel phase compensation register	0
	2			0
	3			0
	4			0
	5			0
	6			0
	7			0
	8			0
	9			0
	10	PHV2	Secondary voltage channel phase compensation	0
	11	PHV2	register	0
	12			0
	13	PHC1	Primary current channel phase compensation register	0
	14			0
	15			0
3	16			0
	17			0
	18			0
	19			0
	20			0
	21			0
	22	DUV4	Drimany voltage channel phase services as a sister was sister.	0
	23	PHV1	Primary voltage channel phase compensation register	0
	24		Reserved	0
	25		Reserved	0
	26		Reserved	0
	27		Reserved	0
	28		Reserved	0
	29		Reserved	0
	30		Reserved	0
	31		Reserved	0

Table 48. DSP control register 5 (DSP\_CR5)

Row	Bit	Internal signal	Description Description	Default
	0			0
	1			0
	2			0
	3			0
	4			0
	5	CHV1		0
	6	CHVI	Calibration register of primary voltage channel	0
	7			0
	8			0
	9			0
	10			0
	11			1
	12		Swell threshold of primary voltage channel	1
	13	SWV_THR1		1
	14			1
4	15			1
4	16			1
	17			1
	18			1
	19			1
	20			1
	21			1
	22			0
	23			0
	24			0
	25			0
	26	SAG_THR1	Sag threshold of primary voltage channel	0
	27	SAG_ITKI	Say theshold of primary voltage charmer	0
	28			0
	29			0
	30			0
	31			0

Table 49. DSP control register 6 (DSP\_CR6)

Row	Bit	Internal signal	Description	Default
	0			0
	1			0
	2			0
	3			0
	4			0
	5	CHC1		0
	6	GHGT	Calibration register of primary current channel	0
	7			0
	8			0
	9			0
	10			0
	11			1
	12		Swell threshold of primary current channel	1
	13	SWC_THR1		1
	14			1
_	15			1
5	16			1
	17			1
	18			1
	19			1
	20			1
	21			1
	22		Reserved	0
	23		Reserved	0
	24		Reserved	0
	25		Reserved	0
	26		Reserved	0
	27		Reserved	0
	28		Reserved	0
	29		Reserved	0
	30		Reserved	0
	31		Reserved	0

Table 50. DSP control register 7 (DSP\_CR7)

Row	Bit	Internal signal	Description	Default
	0			0
	1			0
	2			0
	3		Calibration register of secondary voltage channel	0
	4			0
	5	CHV2		0
	6	CITVE		0
	7			0
	8			0
	9			0
	10			0
	11			1
	12		Swell threshold of secondary voltage channel	1
	13	SWV_THR2		1
	14			1
6	15			1
0	16			1
	17			1
	18			1
	19			1
	20			1
	21			1
	22	SAG_THR2	Sag threshold of secondary voltage channel	0
	23			0
	24			0
	25			0
	26			0
	27			0
	28			0
	29			0
	30			0
	31			0

Table 51. DSP control register 8 (DSP\_CR8)

Row	Bit	Internal signal	Description	Default
	0			0
	1			0
	2			0
	3		Calibration register of secondary current channel	0
	4			0
	5	CHC2		0
	6	CHC2		0
	7			0
	8			0
	9			0
	10			0
	11			1
	12		Swell threshold of secondary current channel	1
	13			1
	14	SWC_THR2		1
7	15			1
	16			1
	17			1
	18			1
	19			1
	20			1
	21			1
	22		Reserved	0
	23		Reserved	0
	24		Reserved	0
	25		Reserved	0
	26		Reserved	0
	27		Reserved	0
	28		Reserved	0
	29		Reserved	0
	30		Reserved	0
	31	_	Reserved	0

Table 52. DSP control register 9 (DSP\_CR9)

Row	Bit	Internal signal	Description	Default
	0			1
	1			1
	2			1
	3			1
	4			1
	5	ALL LID4	Drive and a base of DMC compare throughold (for ALI)	1
	6	AH_UP1	Primary channel RMS upper threshold (for AH)	1
	7			1
	8			1
	9			1
	10			1
	11			1
	12	OFA1	Offset for primary channel active power	0
	13			0
	14			0
	15			0
8	16			0
	17			0
	18			0
	19			0
	20			0
	21	1		0
	22	2		0
	23			0
	24			0
	25			0
	26	OFAF1	Offset for primary channel fundamental active power	0
	27	OFAFI	Onset for primary channer fundamental active power	0
	28			0
	29			0
	30			0
	31			0

Table 53. DSP control register 10 (DSP\_CR10)

Row	Bit	Internal signal	Description	Default
	0			1
	1			1
	2			1
	3			1
	4			1
	5	AH_DOWN1	Primary channel RMS lower threshold (for AH)	1
	6	AII_DOWNI	Filliary chariller hivis lower tireshold (for Arr)	1
	7			1
	8			1
	9			1
	10			1
	11			1
	12	OFR1	Offset for primary channel reactive power	0
	13			0
	14			0
9	15			0
	16			0
	17			0
	18			0
	19			0
	20			0
	21			0
	22			0
	23			0
	24			0
	25			0
	26	OFS1	Offset for primary channel apparent power	0
	27	0.01	Chock for printary original apparent power	0
	28			0
	29			0
	30			0
	31			0

Table 54. DSP control register 11 (DSP\_CR11)

Row	Bit	Internal signal	Description	Default
	0			1
	1	- - -		1
	2			1
	3			1
	4			1
	5	ALL LIDO	Secondary channel RMS upper threshold (for AH)	1
	6	AH_UP2	Secondary charmer hivis upper threshold (for An)	1
	7			1
	8			1
	9			1
	10			1
	11			1
	12		Offset for secondary channel active power	0
	13			0
	14			0
10	15			0
10	16	OFA2		0
	17			0
	18			0
	19			0
	20			0
	21			0
	22			0
	23			0
	24			0
	25			0
	26	OFAF2	Offset for secondary channel fundamental active power	0
	27	OI AFZ	Chiset for secondary charmer fundamental active power	0
	28			0
	29			0
	30			0
	31			0

Table 55. DSP control register 12 (DSP\_CR12)

Row	Bit	Internal signal	Description	Default
	0			1
	1			1
	2			1
	3			1
	4			1
	5	AH_DOWN2	Secondary channel RMS lower threshold (for AH)	1
	6	AII_DOWN2	Secondary Charmer Hivis lower tilleshold (lot Att)	1
	7			1
	8			1
	9			1
	10			1
	11			1
	12	OFR2	Offset for secondary channel reactive power	0
	13			0
	14			0
11	15			0
11	16			0
	17			0
	18			0
	19			0
	20			0
	21			0
	22			0
	23			0
	24			0
	25			0
	26	OFCO	Officet for according shapped according to	0
	27	OFS2	Offset for secondary channel apparent power	0
	28			0
	29			0
	30			0
	31			0

Table 56. Digital front end control register 1 (DFE\_CR1)

Row	Bit	Internal signal	Description	Default
	0		Reserved	1
	1		Reserved	1
	2		Reserved	1
	3		Reserved	0
	4		Reserved	0
	5		Reserved	1
	6		Reserved	0
	7		Reserved	0
	8		Reserved	1
	9		Reserved	1
	10		Reserved	0
	11		Reserved	0
	12		Reserved	0
	13		Reserved	0
	14		Reserved	0
	15		Reserved	0
12	16		Reserved	1
	17		Reserved	1
	18		Reserved	1
	19		Reserved	0
	20		Reserved	0
	21		Reserved	1
	22		Reserved	0
	23		Reserved	0
	24		Reserved	1
	25		Reserved	1
	26		Gain selection of primary current channel:	1
	27	GAIN1	<b>GAIN1[1:0]:</b> 00, 01, 10, 11 <b>GAIN</b> : x2, x4, x8, x16	1
	28		Reserved	0
	29		Reserved	0
	30		Reserved	0
	31		Reserved	0

Table 57. Digital front end control register 2 (DFE\_CR2)

Row	Bit	Internal signal	Description	Default
	0		Reserved	1
	1		Reserved	1
	2		Reserved	1
	3		Reserved	0
	4		Reserved	0
	5		Reserved	1
	6		Reserved	0
	7		Reserved	0
	8		Reserved	1
	9		Reserved	1
	10		Reserved	0
	11		Reserved	0
	12		Reserved	0
	13		Reserved	0
	14		Reserved	0
	15		Reserved	0
13	16		Reserved	1
	17		Reserved	1
	18		Reserved	1
	19		Reserved	0
	20		Reserved	0
	21		Reserved	1
	22		Reserved	0
	23		Reserved	0
	24		Reserved	1
	25		Reserved	1
	26		Gain selection of primary current channel:	1
	27	GAIN2	<b>GAIN2[1:0]:</b> 00, 01, 10, 11 <b>GAIN</b> : x2, x4, x8, x16	1
	28		Reserved	0
	29		Reserved	0
	30		Reserved	0
	31		Reserved	0

Table 58. DSP interrupt control mask register 1 (DSP\_IRQ1)

Row	Bit	Internal signal	Description	Default
	0		Sign change total active power	0
	1	CUM IDO CD	Sign change total reactive power	0
	2	CUM IRQ CR	Overflow total active energy	0
	3		Overflow total reactive energy	0
	4		Sign change secondary channel active power	0
	5		Sign change secondary channel active fundamental power	0
	6		Sign change secondary channel reactive power	0
	7	PH2 IRQ CR	Sign change secondary channel apparent power	0
	8	FIIZ INQ ON	Overflow secondary channel active energy	0
	9		Overflow secondary channel active fundamental energy	0
	10		Overflow secondary channel reactive energy	0
	11		Overflow secondary channel apparent energy	0
	12		Sign change primary channel active power	0
	13	PH1 IRQ CR	Sign change primary channel active fundamental power	0
14	14		Sign change primary channel reactive power	0
14	15		Sign change primary channel apparent power	0
	16		Overflow primary channel active energy	0
	17		Overflow primary channel active fundamental energy	0
	18		Overflow primary channel reactive energy	0
	19		Overflow primary channel apparent energy	0
	20		Primary current sigma-delta bitstream stuck	0
	21	C1 IRQ CR	AH1 - accumulation of primary channel current	0
	22	OT ITIQ OIT	Primary current swell start	0
	23		Primary current swell end	0
	24		Primary voltage sigma-delta bitstream stuck	0
	25		Primary voltage period error	0
	26	V1 IRQ CR	Primary voltage sag start	0
	27	VIIIQ OII	Primary voltage sag end	0
	28		Primary voltage swell start	0
	29		Primary voltage swell end	0
	30	Tamper	Tamper on primary	0
	31	Tamper	Tamper or wrong connection	0



Table 59. DSP interrupt control mask register 2 (DSP\_IRQ2)

Row	Bit	Internal signal	Description	Default
	0		Sign change total active power	0
	1	PH1+PH2 IRQ CR	Sign change total reactive power	0
	2		Overflow total active energy	0
	3		Overflow total reactive energy	0
	4		Sign change secondary channel active power	0
	5		Sign change secondary channel active fundamental power	0
	6		Sign change secondary channel reactive power	0
	7	PH2 IRQ CR	Sign change secondary channel apparent power	0
	8	FIIZ INQ ON	Overflow secondary channel active energy	0
	9		Overflow secondary channel active fundamental energy	0
	10		Overflow secondary channel reactive energy	0
	11		Overflow secondary channel apparent energy	0
	12		Sign change primary channel active power	0
	13	PH1 IRQ CR	Sign change primary channel active fundamental power	0
15	14		Sign change primary channel reactive power	0
15	15		Sign change primary channel apparent power	0
	16		Overflow primary channel active energy	0
	17		Overflow primary channel active fundamental energy	0
	18		Overflow primary channel reactive energy	0
	19		Overflow primary channel apparent energy	0
	20	C2 IRQ CR	Secondary current sigma-delta bitstream stuck	0
	21		AH1 - accumulation of secondary channel current	0
	22	02 mg 011	Secondary current swell start	0
	23		Secondary current swell end	0
	24		Secondary voltage sigma-delta bitstream stuck	0
	25		Secondary voltage period error	0
	26	V2 IRQ CR	Secondary voltage sag start	0
	27	72 011	Secondary voltage sag end	0
	28		Secondary voltage swell start	0
	29		Secondary voltage swell end	0
	30	Tamper	Tamper on secondary	0
	31		Tamper or wrong connection	0



Table 60. DSP status register 1 (DSP\_SR1)

Row	Bit	Internal signal	Description	Default
	0		Sign change total active power	0
	1	PH1+PH2 status	Sign change total reactive power	0
	2		Overflow total active energy	0
	3		Overflow total reactive energy	0
	4		Sign change secondary channel active power	0
	5		Sign change secondary channel active fundamental power	0
	6		Sign change secondary channel reactive power	0
	7	PH2 IRQ status	Sign change secondary channel apparent power	0
	8	FHZ ING Status	Overflow secondary channel active energy	0
	9		Overflow secondary channel active fundamental energy	0
	10		Overflow secondary channel reactive energy	0
	11		Overflow secondary channel apparent energy	0
	12		Sign change primary channel active power	0
	13	PH1 IRQ status	Sign change primary channel active fundamental power	0
16	14		Sign change primary channel reactive power	0
10	15		Sign change primary channel apparent power	0
	16		Overflow primary channel active energy	0
	17		Overflow primary channel active fundamental energy	0
	18		Overflow primary channel reactive energy	0
	19		Overflow primary channel apparent energy	0
	20	C1 IRQ status	Secondary current sigma-delta bitstream stuck	0
	21		AH1 - accumulation of secondary channel current	0
	22	OTTING Status	Secondary current swell start	0
	23		Secondary current swell end	0
	24		Secondary voltage sigma-delta bitstream stuck	0
	25		Secondary voltage period error	0
	26	V1 IRQ status	Secondary voltage sag start	0
	27	vinice status	Secondary voltage sag end	0
	28		Secondary voltage swell start	0
	29		Secondary voltage swell end	0
	30	Tamper	Tamper on secondary	0
	31	ιαπρει	Tamper or wrong connection	0



Table 61. DSP status register 2 (DSP\_SR2)

Row	Bit	Internal signal	Description	Default
	0		Sign change total active power	0
	1	PH1+PH2 status	Sign change total reactive power	0
	2		Overflow total active energy	0
	3		Overflow total reactive energy	0
	4		Sign change secondary channel active power	0
	5		Sign change secondary channel active fundamental power	0
	6		Sign change secondary channel reactive power	0
	7	PH2 status	Sign change secondary channel apparent power	0
	8	FHZ Status	Overflow secondary channel active energy	0
	9		Overflow secondary channel active fundamental energy	0
	10		Overflow secondary channel reactive energy	0
	11		Overflow secondary channel apparent energy	0
	12	PH1 status	Sign change primary channel active power	0
	13		Sign change primary channel active fundamental power	0
17	14		Sign change primary channel reactive power	0
17	15		Sign change primary channel apparent power	0
	16		Overflow primary channel active energy	0
	17		Overflow primary channel active fundamental energy	0
	18		Overflow primary channel reactive energy	0
	19		Overflow primary channel apparent energy	0
	20	C2 status	Secondary current sigma-delta bitstream stuck	0
	21		AH1 - accumulation of secondary channel current	0
	22	O2 status	Secondary current swell start	0
	23		Secondary current swell end	0
	24		Secondary voltage sigma-delta bitstream stuck	0
	25		Secondary voltage period error	0
	26	V2 status	Secondary voltage sag start	0
	27	v Z Status	Secondary voltage sag end	0
	28		Secondary voltage swell start	0
	29		Secondary voltage swell end	0
	30	Tamper	Tamper on secondary	0
	31	ιαπρει	Tamper or wrong connection	0

## 10.3 UART/SPI registers

Table 62. UART/SPI control register 1 (US\_REG1)

Row	Bit	Internal signal	Description	Default
	0	- CRCpolynomial		1
	1			1
	2			1
	3		UART/SPI polynomial for CRC calculus (SMBus default	0
	4	Chopolynomial	polynomial used: x <sup>8</sup> +x <sup>2</sup> +x+1)	0
	5			0
	6			0
	7			0
	8	Noise detection enable	UART noise immunity feature enabled	0
	9	Break on error	UART break feature enabled	0
	10		Reserved	0
	11		Reserved	0
	12		Reserved	0
	13		Reserved	0
	14	CRCenable	8 bit CRC enable (5 <sup>th</sup> packet required in each transmission)	1
18	15	LSBfirst	0: big-endian, 1: little-endian	0
	16	Time out	Time out (ms)	0
	17			0
	18			0
	19			0
	20			0
	21			0
	22			0
	23			0
	24		Reserved	0
	25		Reserved	0
	26		Reserved	0
	27		Reserved	0
	28		Reserved	0
	29		Reserved	0
	30		Reserved	0
	31		Reserved	0

Table 63. UART/SPI control register 2 (US\_REG2)

Row	Bit	Internal signal	Description	Default
	0			1
	1			1
	2			0
	3			0
	4			0
	5			0
	6			0
19	7	Baud rate	Defaulted to 9600 baud	1
19	8	baud rate	Defaulted to 9600 band	0
	9			1
	10			1
	11			0
	12			0
	13			0
	14			0
	15			0
	16			0
	17			0
	18			0
	19	Frame delay	Frame delay	0
	20			0
	21			0
	22			0
10	23			0
19	24		Reserved	0
	25		Reserved	0
	26		Reserved	0
	27		Reserved	0
	28		Reserved	0
	29		Reserved	0
	30		Reserved	0
	31		Reserved	0

Table 64. UART/SPI control register 3 (US\_REG3)

Row	Bit	Internal signal	Description	Default
	0	UART break	Activate IRQ on INT1, INT2 for selected signals	0
	1	UART CRC error	Activate IRQ on both INT1, INT2 for selected signals	0
	2	UART timeout error	Activate IRQ on both INT1, INT2 for selected signals	0
	3	UART framing error	Activate IRQ on both INT1, INT2 for selected signals	0
	4	UART noise error	Activate IRQ on both INT1, INT2 for selected signals	0
	5	UART RX overrun	Activate IRQ on both INT1, INT2 for selected signals	0
	6	UART TX overrun	Activate IRQ on both INT1, INT2 for selected signals	0
	7		Reserved	1
	8		Reserved	0
	9		Reserved	0
	10	UART/SPI read error	Activate IRQ on both INT1, INT2 for selected signals	0
	11	UART/SPI write error	Activate IRQ on both INT1, INT2 for selected signals	0
	12	SPI CRC error	Activate IRQ on both INT1, INT2 for selected signals	0
	13	SPI TX underrun	Activate IRQ on both INT1, INT2 for selected signals	0
20	14	SPI RX overrun	Activate IRQ on both INT1, INT2 for selected signals	0
	15		Reserved	0
	16	UART break	Break frame (all zeros) received	0
	17	UART CRC error	CRC error detected	0
	18	UART timeout error	Timeout counter expired	0
	19	UART framing error	Missing stop bit detected	0
	20	UART noise error	Noisy bit detected	0
	21	UART RX overrun	Active when received data have not been correctly processed	0
	22	UART TX overrun	Occurs when master and slave have different baud rates and master transmits before reception has ended	0
	23		Reserved	0
	24	SPI RX full	Reception buffer full (for SPI diagnostic, not recommended for normal IRQ operations)	0
	25	SPI TX empty	Transmission buffer empty (for SPI diagnostic, not recommended for normal IRQ operations)	0
	26	UART/SPI read error	Read address out of range (not readable)	0



Table 64. UART/SPI control register 3 (US\_REG3) (continued)

Row	Bit	Internal signal	Description	Default
	27	UART/SPI write error	Write address out of range (NOT writable)	0
	28	SPI CRC error	CRC error detected	0
20	29	SPI TX underrun	Occurs when a read-back operation (= write then read the same register) or latch + read is too fast	0
	30	SPI RX overrun	Occurs when two consecutive write transactions are too fast and close to each other	0
	31		Reserved	0

## 10.4 Data registers

Table 65. DSP live event 1 (DSP\_EV1)

Row	Bit	Internal signal	Description	Default
	0		Sign total change active power	0
	1	PH1+PH2 events	Sign total change reactive power	0
	2	THE TIZ EVEILS	Overflow total active energy	0
	3		Overflow total reactive energy	0
	4		Sign change primary channel active power	0
	5		Sign change primary channel active fundamental power	0
	6		Sign change primary channel reactive power	0
	7	PH1 events		0
	8		Overflow primary channel active energy	0
21	9		Overflow primary channel active fundamental energy	0
	10		Overflow primary channel reactive energy	0
	11		Overflow primary channel apparent energy	0
	12		Secondary current zero-crossing	0
	13		Secondary current sigma-delta bitstream stuck	0
	14		Secondary current AH accumulation	0
	15	C1 events	Primary current swell event history	0
	16			0
	17			0
	18			0

Table 65. DSP live event 1 (DSP\_EV1) (continued)

Row	Bit	Internal signal Description		Default
	19		Primary voltage zero-crossing	0
	20		Primary voltage sigma-delta bitstream stuck	0
	21		Primary voltage period error (out of range)	0
	22		Primary voltage swell event history	0
	23	V1 events		0
	24			0
21	25			0
	26		Primary voltage sag event history	0
	27			0
	28			0
	29			0
	30		Reserved	0
	31		Reserved	0

Table 66. DSP live event 2 (DSP\_EV2)

Row	Bit	Internal signal	Description	Default
	0	-PH1+PH2 events	Sign change active power total	0
	1		Sign change reactive power total	0
	2		Overflow active energy total	0
	3		Overflow reactive energy total	0
	4		Sign change secondary channel active power	0
22	5	PH2 events	Sign change secondary channel active fundamental power	0
22	6		Sign change secondary channel reactive power	0
	7			0
	8		Overflow secondary channel active energy	0
	9		Overflow secondary channel active fundamental energy	0
	10		Overflow secondary channel reactive energy	0
	11		Overflow secondary channel apparent energy	0

Table 66. DSP live event 2 (DSP\_EV2) (continued)

Row	Bit	Internal signal	Description	Default
	12		Secondary current zero-crossing	0
	13		Secondary current sigma-delta bitstream stuck	0
	14		Secondary current AH accumulation	0
	15	C2 events		0
	16		Secondary current swell event history	0
	17		Secondary current swell event history	0
	18			0
	19	V2 events	Secondary voltage zero-crossing	0
	20		Secondary voltage sigma-delta bitstream stuck	0
22	21		Secondary voltage period error (out of range)	0
22	22		Secondary voltage swell event history	0
	23			0
	24			0
	25			0
	26		Secondary voltage sag event history	0
	27			0
	28			0
	29			0
	30		Reserved	0
	31		Reserved	0



# 11 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at:www.st.com. ECOPACK® is an ST trademark.



#### 11.1 QFN24L 4x4x1 mm 0.5 pitch





Figure 49. QFN24L 4x4x1 mm 0.5 pitch drawings

Table 67. QFN24L 4x4x1 mm 0.5 pitch mechanical data

Dim.	mm			
Dilli.	Min.	Тур.	Max.	
Α	0.80	0.90	1.00	
A1	0	0.02	0.05	
b	0.18	0.25	0.30	
D	3.90	4.00	4.10	
D2	2.30	2.45	2.55	
E	3.90	4.00	4.10	
E2	2.30	2.45	2.55	
е	0.45	0.50	0.55	
K	0.20			
L	0.30	0.40	0.50	

Figure 50. QFN24L 4x4x1 recommended footprint



### 11.2 QFN32L 5x5x1 mm 0.5 pitch

**SEATING**  $\circ$ PLANE С D 17 E2 ш 24 PIN #1 ID 32 25 R=0.30mm b D2 BOTTOM VIEW 7376875\_O

Figure 51. QFN32L 5x5x1 mm 0.5 pitch drawings

Table 68. QFN32L 5x5x1 mm 0.5 pitch mechanical data

Symbol		mm		
Symbol	Min.	Тур.	Max.	
Α	0.80	0.90	1.00	
A1	0.00	0.02	0.05	
A3		0.20		
b	0.18	0.25	0.30	
D	4.85	5.00	5.15	
D2	3.40	3.45	3.50	
Е	4.85	5.00	5.15	
E2	3.40	3.45	3.50	
е	0.45	0.50	0.55	
L	0.30	0.40	0.50	
Ddd			0.08	

# 12 Revision history

Table 69. Revision history

Date	Revision	Changes
31-Mar-2014	1	Initial release.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

