# Homework #3

**Assigned**: 04/05/2021

**Due**: 12/05/2021

**Note**: Only hardcopy submissions are acceptable to the instructor during the lecture hour.

1. Assume that your benchmark has the following instruction frequencies:

|  |  |  |  |
| --- | --- | --- | --- |
|  | R-type | branch | the rest |
| Benchmark | 40% | 20% | 40% |

Also assume the following branch predictor accuracies:

|  |  |  |  |
| --- | --- | --- | --- |
|  | Always-taken | Always-not-taken | Dynamic predictor |
| Benchmark | 45% | 55% | 60% |

Assume also that CPI = 1 without branch mispredictions. (**25pts**)

1. Stall cycles due to mispredicted branches increase CPI. Assume that the branch outcomes are determined in **MEM** stage, that there are no data hazards, and that no delay slots are used. Calculate the CPI after the stalls due to mispredicted branches with “Always-taken”, “Always-not-taken”, and “Dynamic” predictors? (Hint: When a branch is mispredicted, the instructions in **IF, ID,** and **EX** stages must be flushed out of the pipeline) (**5 pts**)

Mispredicted instruction: 3 cycle (IF, ID, EX to be flushed) penalty

Always-taken: 0.2 \* (0.45\*1+0.55\*(1+3)) + 0.8 \* 1 = 1.33 CPI

Always-not-taken: 0.2 \* (0.55\*1+0.45\*(1+3)) + 0.8 \* 1 = 1.27 CPI

Dynamic: 0.2 \* (0.60\*1+0.40\*(1+3)) + 0.8 \* 1 = 1.24 CPI

1. With the “dynamic” predictor, what speedup would be achieved if we eliminated half of the branches by turning each branch into two R-type instructions? Assume that the performance of the predictor improves to 90% after this modification. (**Hint**: clock count = IC × CPI) (**10 pts**)

R-type: 40 + 10\*2 = 60 🡪 60/110

Branch: 20-10 = 10 🡪 10/110

Rest: 40 🡪 40/110

CPI = 100/110 \* 1 + 10/110 \* (0.9\*1 + 0.1\*4) = 1.027 approx.

old clock count = 100 instructions \* 1.24 CPI = 124

new clock count = 110 instructions \* 1.027 CPI = 113

speedup = 124/113 = 1.0973 approx.

1. Consider a program consisting of five conditional branches. Below are the outcomes of each branch for one execution of the program (T for taken, N for not taken).

Branch 1: T-T-T

Branch 2: N-N-N-N

Branch 3: T-N-T-N-T-N

Branch 4: T-T-T-N-T

Branch 5: T-T-N-T-T-N-T

For dynamic schemes, assume each branch has its own prediction buffer. List the predictions for the following branch prediction schemes for the execution of the code above. What are the total prediction accuracies? (**25 pts**)

1. There is one 1-bit dynamic predictor for each branch, and each is initialized to “Predict Not Taken”. (**5 pts**)

Branch 1: N-T-T 🡪 accuracy = 2/3

Branch 2: N-N-N-N 🡪 accuracy = 4/4

Branch 3; N-T-N-T-N-T 🡪 accuracy = 0/6

Branch 4; N-T-T-T-N 🡪 accuracy = 2/ 5

Branch 5: N-T-T-N-T-T-N 🡪 accuracy = 2/7

Overall: 2+4+0+2+2 / 3+4+6+5+7 = 10/25 = 0.4

1. You use 2-bit dynamic predictor and that each branch has its own prediction buffer which is initialized to “Predict Not Taken”. Compute the prediction accuracy for each branch and overall branch prediction accuracy. (**10 pts**)

Branch 1: N-T-T 🡪 accuracy = 2/3

Branch 2: N-N-N-N 🡪 accuracy = 4/4

Branch 3: N-T-N-T-N-T 🡪 accuracy = 0/6

Branch 4: N-T-T-T-T 🡪 accuracy = 3/5

Branch 5: N-T-T-T-T-T-T 🡪 accuracy = 4/7

Overall: 2+4+0+3+4 / 3+4+6+5+7 = 13/25 = 0.52

Strong Predict Taken

Predict Taken

Strong Predict Not Taken

Predict   
Not Taken

Taken

Not Taken

Not Taken

Taken

Taken

Not Taken

Taken

Not Taken

1. Consider a processor whose pipeline depth is 20 (i.e. 20-stage pipeline) and issue width is 4 (i.e., four-issue processor). Consider also the following figures for branch instructions and branch prediction scheme adopted. (**25 pts**)

|  |  |  |
| --- | --- | --- |
| Percentage of branch instructions of all executed instructions | Branch prediction accuracy | Branch outcome known in stage |
| 10% | 90% | 15 |

1. If there are no hazards (no structural hazard, no data dependency, and no branch mispredictions), what is the *ideal* performance improvement over a single-issue processor with the classical five-stage pipeline with the same ISA (i.e. ideal speedup)? Assume that the clock cycle time decreases in proportion to the number of pipeline stages. (**5 pts**)

4-issue processor 🡪 4 times improvement

20-stage pipeline 🡪 4 times improvement in clock cycle time over 5-stage

Overall: 4\*4=16 times ideal speedup

1. How many branch instructions can be “in progress” at most (i.e. already fetched from the memory but not completed yet) at any given time? (**10 pts**)

If all predicted correctly: 20 stages \* 4-issue width = 80 branch instructions (Assuming that instruction is completed after 20th stage)

1. How many instructions are fetched from the wrong path for each branch mispredictions

and need to be flushed? Calculate the effect of mispredictions on CPI (clock cycle per second). Assume that there is no other hazard. (**10 pts**)

Branch outcome known in stage 15: misprediction penalty 🡪 14\*4 = 56 (14 cycles need to be flushed for each issue)

CPI when no misprediction = ¼

0.1 branch instructions, 0.9 the rest. 90% of branch instructions predicted correctly.

CPI = 0.1 \* (0.9 \* 0.25 + 0.1 \* (0.25 + 56)) + 0.9 \* 0.25 = 0.81

1. Consider the following 10-bit floating-point number system in which we use 1 bit for the sign, 4 bits for the exponent, and 5 bits for the significand (mantissa). The exponent bias is equal to 7, and the largest and smallest biased exponents are reserved (similar to IEEE 754 Standard). The significand uses a hidden (implicit) 1. The value of a floating-point number can be calculated using the following expression:

value = (-1)sign × (1.0 + significand) × 2exponent-bias

Find floating-point representation of the following real numbers: (**10 pts**)

x = 45.0

y = 0.75

z = -44.0

x:

sign = 0

45.0 10 = 101101 2 = 1.01101 2 \* 25 = (-1)0 \* (1.0 + .01101) \* 212-7

significand = 01101

exponent = 1100

0 1100 01101

y:

sign = 0

0.75 10 = ¾ 10 = 11 2 / 22 = 1.1 \* 2-1 = (-1)0 \* (1.0 + .1) \* 26-7

significand = 10000

exponent = 0110

0 0110 10000

z:

sign = 1

-44.0 10 = 101100 2 = 1.01100 \* 25 = (-1)1 \* (1.0 + .01100) \* 212-7

significand = 01100

exponent = 1100

1 1100 01100

1. Consider a processor with the following parameters:

|  |  |
| --- | --- |
| Base CPI, no stalls due to cache misses | 0.5 |
| Processor speed | 2.5 GHz |
| Main memory access time | 100 ns |
| First-level cache miss rate per instruction | 3% |
| **1st option for the second-level cache** |  |
| Direct-mapped: the latency | 20 cycles |
| Local miss rate of the second level cache, direct mapped | 50% |
| **2nd option for the second-level cache** |  |
| 8-way set associative: the latency | 50 cycles |
| Local miss rate of the second level cache, 8-way set associative | 40% |

(**15 pts**)

1. We are considering two alternatives for second-level cache memory as shown above. What are the global miss rates if we use second-level direct-mapped cache (1st option) and second-level 8-way set-associative cache (2nd option)? (**5 pts**)

Global miss rate if we use 1st option: 0.03\*0.5 = 0.015

Global miss rate if we use 2nd option: 0.03\*0.4 = 0.012

1. Calculate the CPI for the processor in the table using: i) only first-level cache, ii) a second-level direct mapped cache, and iii) a second-level 8-way set associative cache. (**10 pts**)

i)

miss penalty = 100 ns/0.4 ns = 250 cycles

CPI = base CPI + miss rate per instruction \* miss penalty = 0.5 + 0.03\*250 = 8

ii)

primary miss with second level hit penalty: 20 cycles

primary miss with second level miss penalty: 100 ns/0.4 ns = 250 cycles

CPI = 0.5 + 0.03\*20 + 0.015\*250 = 4.85

iii)

primary miss with second level hit penalty: 50 cycles

primary miss with second level miss penalty: 100 ns/0.4 ns = 250 cycles

CPI = 0.5 + 0.03\*50 + 0.012\*250 = 5