## Cortex®-M3 Cycle Model

Version 9.0.0

**User Guide** 

Non-Confidential



## Cortex-M3 Cycle Model User Guide

Copyright © 2016 ARM Limited. All rights reserved.

#### **Release Information**

The following changes have been made to this document.

#### **Change History**

Date	Issue	Confidentiality	Change
April 2016	A	Non-Confidential	Restamp; Release 8.1.0. r2p0.
November 2016	В	Non-Confidential	Updated for 9.0.0.

#### **Non-Confidential Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM Limited ("ARM"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version shall prevail.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to ARM's customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement specifically covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms.

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. You must follow the ARM trademark usage guidelines http://www.arm.com/about/trademarks/guidelines/index.php.

Copyright © ARM Limited or its affiliates. All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.

In this document, where the term ARM is used to refer to the company it means "ARM or any of its subsidiaries as appropriate".

#### **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

#### **Product Status**

The information in this document is final, that is for a developed product.

#### Web Address

http://www.arm.com

## Contents

## Chapter 1. Using the Cycle Model Component in SoC Designer Plus

Cortex-M3 Functionality	12
Fully Functional and Accurate Features	12
Fully Functional and Approximate Features	13
Unsupported Hardware Features	13
Features Additional to the Hardware	14
Adding and Configuring the SoC Designer Plus Component	14
SoC Designer Plus Component Files	14
Adding the Cycle Model to the Component Library	15
Adding the Component to the SoC Designer Canvas	15
Available Component ESL Ports	16
Transaction Ports	18
Clock Ports	18
Setting Component Parameters	19
Debug Features	21
Register Information	21
Run To Debug Point Feature	28
Memory Information	28
Disassembly View	28
Available Profiling Data	29
Hardware Profiling	29
Software Profiling	29

## **Preface**

A Cycle Model component is a library developed from ARM intellectual property (IP) that is generated through Carbon Model Studio<sup>TM</sup>. The Cycle Model then can be used within a virtual platform tool, for example, SoC Designer Plus.

#### **About This Guide**

This guide provides all the information needed to configure and use the Cortex-M3 Cycle Model in SoC Designer Plus.

#### **Audience**

This guide is intended for experienced hardware and software developers who create components for use with *SoC Designer Plus*. You should be familiar with the following products and technology:

- SoC Designer Plus
- Hardware design verification
- Verilog or SystemVerilog programming language

#### **Conventions**

This guide uses the following conventions:

Convention	Description	Example	
courier	Commands, functions, variables, routines, and code examples that are set apart from ordinary text.	<pre>sparseMem_t SparseMemCreate- New();</pre>	
italic	New or unusual words or phrases appearing for the first time.	Transactors provide the entry and exit points for data	
bold	Action that the user performs.	Click <b>Close</b> to close the dialog.	
<text></text>	Values that you fill in, or that the system automatically supplies.	<pre><place <="" <<="" place="" td=""></place></pre>	
[ text ]	Square brackets [] indicate optional text.	\$CARBON_HOME/bin/modelstudic [ <filename> ]</filename>	
[ text1   text2 ]	The vertical bar   indicates "OR," meaning that you can supply text1 or text 2.	<pre>\$CARBON_HOME/bin/modelstudio [<name>.symtab.db   <name>.ccfg ]</name></name></pre>	

Also note the following references:

- References to C code implicitly apply to C++ as well.
- File names ending in .cc, .cpp, or .cxx indicate a C++ source file.

#### **Further reading**

The following publications provide information that relate directly to SoC Designer Plus:

- SoC Designer Plus Installation Guide
- SoC Designer Plus User Guide
- SoC Designer Plus Standard Model Library Reference Manual
- SoC Designer Plus AHBv2 Protocol Bundle User Guide

The following publications provide reference information about ARM® products:

- Cortex-M3 Technical Reference Manual
- AMBA 3 AHB-Lite Overview
- AMBA Specification (Rev 2.0)
- AMBA AHB Transaction Level Modeling Specification
- Architecture Reference Manual

See http://infocenter.arm.com/help/index.jsp for access to ARM documentation.

The following publications provide additional information on simulation:

- IEEE 1666<sup>TM</sup> SystemC Language Reference Manual, (IEEE Standards Association)
- SPIRIT User Guide, Revision 1.2, SPIRIT Consortium.

#### **Glossary**

**AMBA** Advanced Microcontroller Bus Architecture. The ARM open standard on-chip bus specification that describes a strategy for the interconnection and management of functional blocks that make up a System-on-Chip (SoC). **AHB** Advanced High-performance Bus. A bus protocol with a fixed pipeline between address/control and data phases. It only supports a subset of the functionality provided by the AMBA AXI protocol. **APB** Advanced Peripheral Bus. A simpler bus protocol than AXI and AHB. It is designed for use with ancillary or general-purpose peripherals such as timers, interrupt controllers, UARTs, and I/O ports. **AXI** Advanced eXtensible Interface. A bus protocol that is targeted at high performance, high clock frequency system designs and includes a number of features that make it very suitable for high speed sub-micron interconnect. Cycle Model A software object created by the Carbon Model Studio (or *Carbon compiler*) from an RTL design. The Cycle Model contains a cycle- and register-accurate model of the hardware design. Carbon Model Graphical tool for generating, validating, and executing hardware-accurate Studio software models. It creates a Cycle Model, and it also takes a Cycle Model as input and generates a component that can be used in SoC Designer Plus, Platform Architect, or Accellera SystemC for simulation. **CASI** ESL API Simulation Interface, is based on the SystemC communication library and manages the interconnection of components and communication between components. **CADI** ESL API Debug Interface, enables reading and writing memory and register values and also provides the interface to external debuggers. **CAPI** ESL API Profiling Interface, enables collecting historical data from a component and displaying the results in various formats. Component Building blocks used to create simulated systems. Components are connected together with unidirectional transaction-level or signal-level connections. **ESL** Electronic System Level. A type of design and verification methodology that models the behavior of an entire system using a high-level language such as C or C++. **HDL** Hardware Description Language. A language for formal description of electronic circuits, for example, Verilog. **RTL** Register Transfer Level. A high-level hardware description language (HDL) for defining digital circuits. SoC Designer The full name is SoC Designer Plus. A high-performance, cycle accurate simulation framework which is targeted at System-on-a-Chip hardware and software debug as well as architectural exploration. SystemC SystemC is a single, unified design and verification language that enables verification at the system level, independent of any detailed hardware and soft-

Transaction adaptors. You add transactors to your component to connect your

ware implementation, as well as enabling co-verification with RTL design.

Transactor

## Chapter 1

# Using the Cycle Model Component in SoC Designer Plus

This chapter describes the functionality of the Cycle Model component, and how to use it in SoC Designer Plus. It contains the following sections:

- Cortex-M3 Functionality
- Adding and Configuring the SoC Designer Plus Component
- Available Component ESL Ports
- Setting Component Parameters
- Debug Features
- Available Profiling Data

## 1.1 Cortex-M3 Functionality

The Cortex-M3 processor is a low-power processor that features low gate count, low interrupt latency, and low-cost debug. It is intended for deeply embedded applications that require fast interrupt response features. The processor implements the ARMv7-M architecture.

This section provides a summary of the functionality of the Cycle Model compared to that of the hardware, and the performance and accuracy of the Cycle Model. For details of the functionality of the hardware that the Cycle Model simulates, see the *Cortex-M3 Technical Reference Manual*.

- Fully Functional and Accurate Features
- Fully Functional and Approximate Features
- Unsupported Hardware Features
- Features Additional to the Hardware

#### 1.1.1 Fully Functional and Accurate Features

The following features of the Cortex-M3 hardware are fully implemented in the Cortex-M3 Cycle Model:

- Cortex-M3 Integer Core
- NVIC Nested Vectored Interrupt Controller
- WIC Wakeup Interrupt Controller
- AHB-Lite: ICode, DCode, and System Bus Interfaces
- APB v3.0 interface for accessing the external Private Peripheral Bus
- FPB Flash Patch and Debug
- DWT Debug Watchpoint and Trace
- MPU Memory Protection Unit
- BusMatrix (including Unaligned and Bit-Banding)
- ROM Table

#### 1.1.2 Fully Functional and Approximate Features

The following features of the Cortex-M3 hardware are implemented in the Cortex-M3 Cycle Model, but the exact behavior of the hardware implementation is not accurately reproduced because some approximations and optimizations have been made for simulation performance:

- ROM Table. The ROM Table contains entries for ITM, TPIU, and ETM, even though these components are not modeled.
- FAULT Handling. All faults are functionally handled, but there may be cycle inaccuracies.

#### 1.1.2.1 Note on Clock-gating

The Cortex-M3 supports architectural clock-gating only. This is controlled by setting the CLKGATE\_PRESENT parameter to 1 in the *default.conf* configuration file before creating the Cycle Model. See the *Cortex-M3 Configuration and Sign-off Guide* for more information.

The Cycle Model does not currently support RTL clock-gating.

## 1.1.3 Unsupported Hardware Features

The following features of the Cortex-M3 hardware are not implemented in the Cortex-M3 Cycle Model:

- SW/JTAG-DP
- ITM
- ETM
- TPIU
- AHB-AP
- Current Priority Output
- RTL clock-gating
- The following registers are not available to be read / written via debug transactions for example, in the SoC Designer Plus Registers window, or by accessing them directly from a debugger:
  - Core register: PRI\_ISR, PRIMASK, BASEPRI, FAULTMASK, CONTROL, CURRPRI
  - NVIC register: CprAccess, SoftwareInt
  - Debug register: DebugCoreRegisterTransferSelector
  - Pipeline register: not supported
  - Stats register: not supported

The functionality of these registers, however, does exist and can be accessed by software running on the virtual platform.

#### 1.1.4 Features Additional to the Hardware

The following features that are implemented in the Cortex-M3 Cycle Model to enhance usability do not exist in the Cortex-M3 hardware:

- Semihosting Support. Semihosting enables the target application to communicate with the host operating system. This is used for external time synchronization, file handling operations, console input/output, and similar functionality.
- Debug and Profiling. For more information about debug and profiling features, refer to the sections Debug Features and Available Profiling Data, respectively.
- The "run to debug point" feature has been added. This feature forces the debugger to advance the processor to the debug state instead of having the Cycle Model get into a non-debuggable state. See "Run To Debug Point Feature" on page 28 for more information.

## 1.2 Adding and Configuring the SoC Designer Plus Component

The following topics briefly describe how to use the component. See the *SoC Designer Plus User Guide* for more information.

- SoC Designer Plus Component Files
- Adding the Cycle Model to the Component Library
- Adding the Component to the SoC Designer Canvas

## 1.2.1 SoC Designer Plus Component Files

The component files are the final output from the Carbon Model Studio compile and are the input to SoC Designer Plus. There are two versions of the component; an optimized *release* version for normal operation, and a *debug* version.

On Linux, the *debug* version of the component is compiled without optimizations and includes debug symbols for use with gdb. The *release* version is compiled without debug information and is optimized for performance.

On Windows, the *debug* version of the component is compiled referencing the debug runtime libraries so it can be linked with the debug version of SoC Designer Plus. The *release* version is compiled referencing the release runtime library. Both release and debug versions generate debug symbols for use with the Visual C++ debugger on Windows.

The provided component files are listed below:

**Table 1-1 SoC Designer Plus Component Files** 

Platform	File	Description
Linux	maxlib.lib <model_name>.conf</model_name>	SoC Designer Plus configuration file
	lib <component_name>.mx.so</component_name>	SoC Designer Plus component runtime file
	lib <component_name>.mx_DBG.so</component_name>	SoC Designer Plus component debug file
Windows	maxlib.lib <model_name>.windows.conf</model_name>	SoC Designer Plus configuration file
	lib <component_name>.mx.dll</component_name>	SoC Designer Plus component runtime file
	lib <component_name>.mx_DBG.dll</component_name>	SoC Designer Plus component debug file

Additionally, this User Guide PDF file is provided with the component.

## 1.2.2 Adding the Cycle Model to the Component Library

The compiled Cycle Model component is provided as a configuration file (.conf). To make the component available in the Component Window in SoC Designer Canvas, perform the following steps:

- 1. Launch SoC Designer Canvas.
- 2. From the *File* menu, select **Preferences**.
- 3. Click on **Component Library** in the list on the left.
- 4. Under the *Additional Component Configuration Files* window, click **Add**.
- 5. Browse to the location where the Cycle Model is located and select the component configuration file:
  - maxlib.lib<model name>.conf (for Linux)
  - maxlib.lib<model name>.windows.conf (for Windows)
- 6. Click **OK**.
- 7. To save the preferences permanently, click the **OK & Save** button.

The component is now available from the SoC Designer Plus Component Window.

## 1.2.3 Adding the Component to the SoC Designer Canvas

Locate the component in the *Component Window* and drag it out to the Canvas. The component's appearance may vary depending on your specific device configuration.

Additional ports are provided depending on the model RTL configuration file, *default.conf*, used to create the Cycle Model.

## 1.3 Available Component ESL Ports

Table 1-2 describes the ESL ports that are exposed in SoC Designer Plus. See the *Cortex-M3 Technical Reference Manual* for more information.

**Table 1-2 ESL Component Ports** 

ESL Port	Description	Direction	Туре
AUXFAULT	Auxiliary fault status information. It is the input to AFSR (Auxiliary Fault Status Register in NVIC), where <i>value</i> = fault number (0-31).	Input	Signal slave
BIGEND	This port indicates the endianness; where 1=big endian and 0=little endian. It changes the <i>BIG-END</i> component parameter value. Note that this configuration is only latched during core reset.	Input	Signal slave
IRQ	This port connects to external interrupt signals. It can be anywhere from 1 to 240 bits wide based on the configuration used to create the Cycle Model. The value must indicate the interrupt number [NumIRQ0] and the *extValue must indicate whether the IRQ line is asserted (*extValue=1) or deasserted (*extValue=0).	Input	Signal slave
NMI	Non-maskable interrupt input to the NVIC; where 1 is used to assert NMI, and 0 is used to deassert NMI request.	Input	Signal slave
RST	This port is the core input reset. *extValue indicates the type of reset:  *extValue=1 indicates a PORESET  *extValue=0 indicates a SYSRESET.  value is the signal value on the reset line. Note value is active high (instead of active low reset used in the hardware). Also note the reset request is ignored if *extValue is NULL.	Input	Signal slave
RXEV	Causes a wakeup from a WFE instruction.	Input	Signal slave
SLEEPHOLDREQ	Request to extend sleep mode.	Input	Signal slave
VECTADDR	Reserved	Input	Signal slave
VECTADDREN	Reserved	Input	Signal slave
WICENREQ	Make SLEEPDEEP mode WIC mode sleep request from PMU.	Input	Signal slave
systickClkIn	System Tick Clock. See "Clock Ports" on page 18 for more information.	Input	Signal slave
clk-in	Input Clock port. This port must be explicitly connected to a clock master.	Input	Clock Generator
ETMINTNUM	The interrupt number of the current execution context.	Output	Signal master

**Table 1-2 ESL Component Ports (continued)** 

ESL Port	Description	Direction	Туре
ETMINTSTAT	Interrupt status of the current cycle:  000 - no status  001 - interrupt entry  010 - interrupt exit  011 - interrupt return  100 - vector fetch and stack push	Output	Signal master
SLEEPDEEP	Indication of core going into SLEEPDEEP mode; where 1 is used when going into SLEEPDEEP, and 0 is used when the core is waken up.	Output	Signal master
SLEEPHOLDACK	Acknowledges signal for SLEEPHOLDREQ that the core will be held in sleep mode.	Output	Signal master
SLEEPING	Indication that the core is going into SLEEP mode (because of WFE/WFI). The value 1 is used when the core goes into SLEEP mode, and 0 when the core is waken up.	Output	Signal master
TXEV	Event transmitted as a result of SEV instruction.	Output	Signal master
WICENACK	Active high SLEEPDEEP is WICSLEEP acknowledgement to PMU.	Output	Signal master
extSemi	Semihosting can be enabled by connecting this port to the SoC Designer Plus semihost component, contained in the SoC Designer Plus Standard Model Library (v3.0 or greater).	Output	Transaction mas- ter
ext_ppb	Private Peripheral Bus Interface. This bus master port implements the APB (v3.0) interface on the Cortex-M3 for accessing peripherals mapped in the external Private Peripheral Bus (PPB) region.	Output	APB Transaction master
mem_D	DCode Interface. See "AHB-Lite Transaction Master Ports" on page 18 for more information.	Output	AHB-Lite Transaction master
mem_I	ICode Interface. See "AHB-Lite Transaction Master Ports" on page 18 for more information.	Output	AHB-Lite Transaction master
mem_S	System Bus Interface. See "AHB-Lite Transaction Master Ports" on page 18 for more information.	Output	AHB-Lite Transaction master

All pins that are not listed in this table have been either tied or disconnected for performance reasons.

Note: Some ESL component port values can be set using a component parameter. This includes the BIGEND port. In those cases, the parameter value will be used whenever the ESL port is not connected. If the port is connected, the connection value takes precedence over the parameter value.

#### 1.3.1 Transaction Ports

#### 1.3.1.1 AHB-Lite Transaction Master Ports

The *mem\_I*, *mem\_D*, and *mem\_S* transaction master ports implement the AMBA AHB-Lite interface for the ICode, DCode, and System bus, respectively. These transaction master ports should be connected to AHBv2 slaves using either an MxAHBv2 bus component (where one side is an AHB Lite Master and the other side is an AHB Lite Slave) or a PL301 in between. See the *SoC Designer Plus AHBv2 Protocol Bundle User Guide* for more information.

There are a few AHBv2 sideband signals defined specifically for the Cortex-M3. See the *AHBv2 Protocol Bundle User Guide* for details on AHB Cortex-M3 extension signals.

#### 1.3.1.2 ext\_ppb Bus Master Port

The *ext\_ppb* bus master port implements the APB v3.0 interface on the Cortex-M3 for accessing peripherals mapped in the external Private Peripheral Bus (PPB) region. Data accesses to an address mapped to the external PPB space (0xE0040000 to 0xE00FFFFF) goes through this port, except for accesses to the ROM Table that is internal to the Cortex-M3 Cycle Model.

Note: Address range seen by the ext\_ppb port is from 0x40000 to 0xFEFFF (as opposed to 0xE00FFFFF to 0xE00FEFFF), i.e., the upper 12 bits are unused. Consequently, when defining the address map for peripheral components in the external peripheral space, the upper 12 bits of base address should be set to zero.

#### 1.3.2 Clock Ports

*clk\_in* is the clock port used to clock the core. The *systickClkIn* port can be used to clock the system tick timer. Note that the CLKSOURCE bit in the Systick control and status register of the NVIC has to be set to '1' if the internal core clock is used to clock the system tick timer, or '0' if an external clock source is used. The reset value of CLKSOURCE bit is '0'.

## 1.4 Setting Component Parameters

You can change the settings of all the component parameters in SoC Designer Canvas, and of some of the parameters in SoC Designer Simulator. To modify the component's parameters:

- 1. In the Canvas, right-click on the component and select **Component Information**. You can also double-click the component. The *Edit Parameters* dialog box appears.
  - The list of available parameters will be slightly different depending on the settings that you enabled in the configuration file (*default.conf*) when creating the component.
- 2. In the *Parameters* window, double-click the **Value** field of the parameter that you want to modify.
- 3. If it is a text field, type a new value in the *Value* field. If a menu choice is offered, select the desired option. The parameters are described in Table 1-3.

**Table 1-3 Component Parameters** 

Name	Description	Allowed Values	Default Value	Runtime <sup>1</sup>
Align Waveforms	When set to <i>true</i> , waveforms dumped from the component are aligned with the SoC Designer Plus simulation time. The reset sequence, however, is not included in the dumped data.	true, false	true	No
	When set to <i>false</i> , the reset sequence is dumped to the waveform data, however, the component time is not aligned with the SoC Designer Plus time.			
BIGEND	When set to <i>true</i> , configures the processor in big endian mode. Otherwise it works in little endian mode (default).	true, false	false	Yes
Carbon DB Path	Sets the directory path to the database file.	Not Used	empty	No
DNOTITRANS	When set to <i>true</i> , it disallows transactions on the I and D interfaces at the same time.	true, false	false	Yes
Dump Waveforms	Determines whether SoC Designer Plus dumps waveforms for this component.	true, false	false	Yes
Enable Debug Messages	Determines whether debug messages are logged for the component.	true, false	false	Yes
Enable PC Tracing	This parameter is obsolete and should be left at its default setting.	N/A	false	No
ext_ppb Enable Debug Messages	Determines whether debug messages are logged for the <i>ext_ppb</i> port.	true, false	false	Yes
ext_ppb PReady Default High	The transfer is extended if PREADY is held low during an access phase.	true, false	true	Yes

**Table 1-3 Component Parameters (continued)** 

Name	Description	Allowed Values	Default Value	Runtime <sup>1</sup>
mem_D Align Data	Determines whether halfword and byte transactions will align data to the transaction size for this port. By default, data is not aligned.	true, false	false	No
mem_D Big Endian	Determines whether AHB data is treated as big endian for this port. By default, data is not sent as big endian.	true, false	false	No
mem_D Enable Debug Messages	Determines whether debug messages are logged for the <i>mem_D</i> port.	true, false	false	Yes
mem_I Align Data	Determines whether halfword and byte transactions will align data to the transaction size for this port. By default, data is not aligned.	true, false	false	No
mem_I Big Endian	Determines whether AHB data is treated as big endian for this port. By default, data is not sent as big endian.	true, false	false	No
mem_I Enable Debug Messages	Determines whether debug messages are logged for the <i>mem_I</i> port.	true, false	false	Yes
mem_S Align Data	Determines whether halfword and byte transactions will align data to the transaction size for this port. By default, data is not aligned.	true, false	false	No
mem_S Big Endian	Determines whether AHB data is treated as big endian for this port. By default, data is not sent as big endian.	true, false	false	No
mem_S Enable Debug Messages	Determines whether debug messages are logged for the <i>mem_S</i> port.	true, false	false	Yes
PC Tracing File	This parameter is obsolete and should be left at its default setting.	N/A	N/A	No
Waveform File <sup>2</sup>	Name of the waveform file.	string	CortexM3.fsdb	No
Waveform Timescale	Sets the timescale to be used in the waveform.	Many values in drop-down	1 ns	No

<sup>1.</sup> Yes means the parameter can be dynamically changed during simulation, No means it can be changed only when building the system, Reset means it can be changed during simulation, but its new value will be taken into account only at the next reset.

<sup>2.</sup> When enabled, SoC Designer Plus writes accumulated waveforms to the waveform file in the following situations: when the waveform buffer fills, when validation is paused and when validation finishes, and at the end of each validation run.

## 1.5 Debug Features

The Cortex-M3 Cycle Model has a debug interface (CADI) that allows the user to view, manipulate, and control the registers and memory, and display disassembly for programs running on the Cycle Model in the SoC Designer Plus simulator or any debugger that supports CADI, for example Model Debugger. A view can be accessed in SoC Designer Simulator by right clicking on the Cycle Model and choosing the appropriate menu entry.

- Register Information
- Run To Debug Point Feature
- Memory Information
- Disassembly View

#### 1.5.1 Register Information

The Cortex-M3 Cycle Model has many sets of registers that are accessible via the debug interface. Registers are grouped into sets according to functional area.

- Core Registers
- NVIC Registers
- Debug Registers
- MPU Registers
- FPB Registers
- DWT Registers

See the *Cortex-M3 Technical Reference Manual* for detailed descriptions of these registers.

#### 1.5.1.1 Core Registers

The Core group contains the ARM Architectural registers.

**Table 1-4 Core Registers** 

Name	Description	Туре
R0	R0 register	read-write <sup>1</sup>
R1	R1 register	read-write <sup>1</sup>
R2	R2 register	read-write <sup>1</sup>
R3	R3 register	read-write <sup>1</sup>
R4	R4 register	read-write <sup>1</sup>
R5	R5 register	read-write <sup>1</sup>
R6	R6 register	read-write <sup>1</sup>
R7	R7 register	read-write <sup>1</sup>
R8	R8 register	read-write <sup>1</sup>
R9	R9 register	read-write <sup>1</sup>

**Table 1-4 Core Registers (continued)** 

Name	Description	Туре
R10	R10 register	read-write <sup>1</sup>
R11	R11 register	read-write <sup>1</sup>
R12	R12 register	read-write <sup>1</sup>
R13	R13/Stack Pointer (SP) register	read-write <sup>1</sup>
R13_MAIN	R13_MAIN_MSP register	read-write <sup>1</sup>
R13_PROCESS	R13_PROCESS_PSP register	read-write <sup>1</sup>
R13_ALT	R13_ALT register	read-write <sup>1</sup>
R14	R14/Link Register (LR)	read-write <sup>1</sup>
R15	R15/PC (Program Counter) Register	read-write <sup>1</sup>
XPSR	Program Status Register	read-write

<sup>1.</sup> Writeable at debuggable point only. Otherwise, a warning is printed.

## 1.5.1.2 NVIC Registers

The NVIC group provides access to the interrupt controller state.

Table 1-5 NVIC Registers

Name	Description	Туре
IntControlType	Int Control Type register 0xE000E004	read-only
AuxControl	Aux Control register 0xE000E008	read-write
SysTickControlAnd Status	Sys Tick Control And Status register 0xE000E010	read-write
SysTickReloadValue	Sys Tick Reload Value register 0xE000E014	read-write
SysTickCurrentValue	Sys Tick Current Value register 0xE000E018	read-only
SysTickCalibration Value	Sys Tick Calibration Value register 0xE000E01C	read-only
SetEnable0_31	Set Enable0_31 register 0xE000E100	read-write (write does a set enable)
SetEnable32_63 <sup>1</sup>	Set Enable32_63 register 0xE000E104	read-write (write does a set enable)
SetEnable64_95 <sup>1</sup>	Set Enable64_95 register 0xE000E108	read-write (write does a set enable)
SetEnable96_127 <sup>1</sup>	Set Enable96_127 register 0xE000E10C	read-write (write does a set enable)
SetEnable128_159 <sup>1</sup>	Set Enable128_159 register 0xE000E110	read-write (write does a set enable)
SetEnable160_191 <sup>1</sup>	Set Enable160_191 register 0xE000E114	read-write (write does a set enable)

Table 1-5 NVIC Registers (continued)

Name	Description	Туре
SetEnable192_223 <sup>1</sup>	Set Enable192_223 register 0xE000E118	read-write (write does a set enable)
SetEnable224_239 <sup>1</sup>	Set Enable224_239 register 0xE000E11C	read-write (write does a set enable)
ClearEnable0_31	Clear Enable0_31 register 0xE000E180	read-write (write does a clear enable)
ClearEnable32_63 <sup>1</sup>	Clear Enable32_63 register 0xE000E184	read-write (write does a clear enable)
ClearEnable64_95 <sup>1</sup>	Clear Enable64_95 register 0xE000E188	read-write (write does a clear enable)
ClearEnable96_127 <sup>1</sup>	Clear Enable96_127 register 0xE000E18C	read-write (write does a clear enable)
ClearEnable128_159 <sup>1</sup>	Clear Enable128_159 register 0xE000E190	read-write (write does a clear enable)
ClearEnable160_191 <sup>1</sup>	Clear Enable160_191 register 0xE000E194	read-write (write does a clear enable)
ClearEnable192_223 <sup>1</sup>	Clear Enable192_223 register 0xE000E198	read-write (write does a clear enable)
ClearEnable224_239 <sup>1</sup>	Clear Enable224_239 register 0xE000E19C	read-write (write does a clear enable)
SetPend0_31	Set Pend0_31 register 0xE000E200	read-write (write does a set pend)
SetPend32_63 <sup>1</sup>	Set Pend32_63 register 0xE000E204	read-write (write does a set pend)
SetPend64_95 <sup>1</sup>	Set Pend64_95 register 0xE000E208	read-write (write does a set pend)
SetPend96_127 <sup>1</sup>	Set Pend96_127 register 0xE000E20C	read-write (write does a set pend)
SetPend128_159 <sup>1</sup>	Set Pend128_159 register 0xE000E210	read-write (write does a set pend)
SetPend160_191 <sup>1</sup>	Set Pend160_191 register 0xE000E214	read-write (write does a set pend)
SetPend192_223 <sup>1</sup>	Set Pend192_223 register 0xE000E218	read-write (write does a set pend)
SetPend224_239 <sup>1</sup>	Set Pend224_239 register 0xE000E21C	read-write (write does a set pend)
ClearPend0_31	Clear Pend0_31 register 0xE000E280	read-write (write does a clear pend)
ClearPend32_63 <sup>1</sup>	Clear Pend32_63 register 0xE000E284	read-write (write does a clear pend)

**Table 1-5 NVIC Registers (continued)** 

Name	Description	Туре
ClearPend64_95 <sup>1</sup>	Clear Pend64_95 register 0xE000E288	read-write (write does a clear pend)
ClearPend96_127 <sup>1</sup>	Clear Pend96_127 register 0xE000E28C	read-write (write does a clear pend)
ClearPend128_159 <sup>1</sup>	Clear Pend128_159 register 0xE000E290	read-write (write does a clear pend)
ClearPend160_191 <sup>1</sup>	Clear Pend160_191 register 0xE000E294	read-write (write does a clear pend)
ClearPend192_223 <sup>1</sup>	Clear Pend192_223 register 0xE000E298	read-write (write does a clear pend)
ClearPend224_239 <sup>1</sup>	Clear Pend224_239 register 0xE000E29C	read-write (write does a clear pend)
ActiveBit0_31	Active Bit0_31 register 0xE000E300	read-only
ActiveBit32_63 <sup>1</sup>	Active Bit32_63 register 0xE000E304	read-only
ActiveBit64_95 <sup>1</sup>	Active Bit64_95 register 0xE000E308	read-only
ActiveBit96_127 <sup>1</sup>	Active Bit96_127 register 0xE000E30C	read-only
ActiveBit128_159 <sup>1</sup>	Active Bit128_159 register 0xE000E310	read-only
ActiveBit160_191 <sup>1</sup>	Active Bit160_191 register 0xE000E314	read-only
ActiveBit192_223 <sup>1</sup>	Active Bit192_223 register 0xE000E318	read-only
ActiveBit224_239 <sup>1</sup>	Active Bit224_239 register 0xE000E31C	read-only
Priority0_3	Priority Level Register 0-3	read-write
Priority4_7	Priority Level Register 4-7	read-write
Priority8_11	Priority Level Register 8-11	read-write
Priority12_15	Priority Level Register 12-15	read-write
CPUIDBase	CPUID Base register 0xE000ED00	read-only
IntControlState	Int Control State register 0xE000ED04	read-write
VectorTableOffset	Vector Table Offset register 0xE000ED08	read-write
ApplicationInterrupt ResetControl	Application Interrupt Reset Control register 0xE000ED0C	read-write
SystemControl	System Control register 0xE000ED10	read-write
ConfigCtrl	Config Control register 0xE000ED14	read-write
SysHandlerPri4_7	System Handlers 4-7 Priority register	read-write
SysHandlerPri8_11	System Handlers 8-11 Priority register	read-write
SysHandlerPri12_15	System Handlers 12-15 Priority register	read-write

Table 1-5 NVIC Registers (continued)

Name	Description	Туре
SystemHandlerControl AndState	System Handler Control And State register 0xE000ED24	read-write
ConfigFSR	Config FSR register 0xE000ED28	read-only
HFSR	HFSR register 0xE000ED2C	read-only
DebugStatus	Debug Status register 0xE000ED30	read-only
MemManageAddress	Memory Manage Address register 0xE000ED34	read-only
BusFaultAddress	Bus Fault Address register 0xE000ED38	read-only
AuxFaultStatus	Auxiliary Fault Status register 0xE000ED3C	read-only
ProcessorFeature0	Processor Feature 0 register 0xE000ED40	read-only
ProcessorFeature1	Processor Feature 1 register 0xE000ED44	read-only
DebugFeature	Debug Feature register 0xE000ED48	read-only
AuxiliaryFeature	Auxiliary Feature register 0xE000ED4C	read-only
MemoryModelFeature0	Memory Model Feature 0 register 0xE000ED50	read-only
MemoryModelFeature1	Memory Model Feature 1 register 0xE000ED54	read-only
MemoryModelFeature2	Memory Model Feature 2 register 0xE000ED58	read-only
MemoryModelFeature3	Memory Model Feature 3 register 0xE000ED5C	read-only
ISAFeature0	ISA Feature 0 register 0xE000ED60	read-only
ISAFeature1	ISA Feature 1 register 0xE000ED64	read-only
ISAFeature2	ISA Feature 2 register 0xE000ED68	read-only
ISAFeature3	ISA Feature 3 register 0xE000ED6C	read-only
ISAFeature4	ISA Feature 4 register 0xE000ED70	read-only
Nvic_PERIPHID[0-7]	Nvic_PERIPHID 0 through 7 registers	read-only
Nvic_PCELLID[0-3]	Nvic_PCELLID 0 through 3 registers	read-only

<sup>1.</sup> This register is available only if it was defined in the configuration when the Cycle Model was built.

#### 1.5.1.3 Debug Registers

The Debug group contains information about the control coprocessor register, CP15. This register implements a range of control functions and provides status information for the Cortex-M3 Multiprocessor.

**Table 1-6 Debug Registers** 

Name	Description	Туре
DebugControlStatus	Debug Control Status register	read-only
DebugCoreRegisterData	Debug Core Register Data register	read-write
DebugExceptionAnd MonitorControl	Debug Exception And Monitor Control register	read-write

## 1.5.1.4 MPU Registers

The MPU group contains registers for the Memory Protection Unit. It is only present if the MPU is enabled.

**Table 1-7 MPU Registers** 

Name	Description	Туре
MPUType	MPU Type register	read-only
MPUControl	MPU Control register	read-write
MPURegionNumber	MPU Region Number register	read-write
MPUBaseAddr	MPU Base Address register	read-write
MPURegionAtribute	MPU Region Attribute register	read-write

#### 1.5.1.5 FPB Registers

The FPB group contains registers pertaining to the hardware breakpoints.

Table 1-8 FPB Registers

Name	Description	Туре
FP_CTRL	FP_CTRL register	read-write
FP_REMAP	FP_REMAP register	read-write
FP_COMP[0-7]	FP_COMP 0-7 Registers	read-write
FPB_PERIPHID[0-7]	FPB_PERIPHID 0-7 Registers	read-write
FPB_PLCELLID[0-3]	FPB_PCELLID 0-3 Registers	read-write

#### 1.5.1.6 DWT Registers

The DWT group contains registers pertaining to hardware watchpoints.

Table 1-9 DWT Registers

Name	Description	Туре
DWT_CTRL	DWT_CTRL register	read-write
DWT_CYCCNT	DWT_CYCCNT register	read-write
DWT_CPICNT	DWT_CPICNT register	read-write
DWT_EXECNT	DWT_EXECNT register	read-write
DWT_SLEEPCNT	DWT_SLEEPCNT register	read-write
DWT_LSUCNT	DWT_LSUCNT register	read-write
DWT_FOLDCNT	DWT_FOLDCNT register	read-write
DWT_PCSR	DWT_PCSR register	read-write
DWT_COMP0	DWT Comparator 0 register	read-write
DWT_MASK0	DWT Mask 0 register	read-write
DWT_FUNCTION0	DWT Function 0 register	read-write

Table 1-9 DWT Registers (continued)

Name	Description	Туре
DWT_COMP1	DWT Comparator 1 register	read-write
DWT_MASK1	DWT Mask 1 register	read-write
DWT_FUNCTION1	DWT Function 1 register	read-write
DWT_COMP2	DWT Comparator 2 register	read-write
DWT_MASK2	DWT Mask 2 register	read-write
DWT_FUNCTION2	DWT Function 2 register	read-write
DWT_COMP3	DWT Comparator 3 register	read-write
DWT_MASK3	DWT Mask 3 register	read-write
DWT_FUNCTION3	DWT Function 3 register	read-write
DWT_PERIPHID0	DWT_PERIPHID0 register	read-write
DWT_PERIPHID1	DWT_PERIPHID1 register	read-write
DWT_PERIPHID2	DWT_PERIPHID2 register	read-write
DWT_PERIPHID3	DWT_PERIPHID3 register	read-write
DWT_PERIPHID4	DWT_PERIPHID4 register	read-write
DWT_PERIPHID5	DWT_PERIPHID5 register	read-write
DWT_PERIPHID6	DWT_PERIPHID6 register	read-write
DWT_PERIPHID7	DWT_PERIPHID7 register	read-write
DWT_PCELLID0	DWT_PCELLID0 register	read-write
DWT_PCELLID1	DWT_PCELLID1 register	read-write
DWT_PCELLID2	DWT_PCELLID2 register	read-write
DWT_PCELLID3	DWT_PCELLID3 register	read-write

The values shown for the DWT registers will only be valid if the Cortex-M3 is configured with the DEBUG\_LEVEL and TRACE\_LEVEL values set to the highest value (3). These values are set in the *default.conf* file when the Cycle Model was generated. Also, the DWT must be enabled via the debug exception and monitor control register (TRCENA).

If any of these conditions are false, the values shown should not be considered valid.

#### 1.5.2 Run To Debug Point Feature

The "run to debug point" feature has been added to enhance Cycle Model debugging. The Cortex-M3 processor is a dual issue out of order completion machine. This means that while the processor is running it does not present a coherent programmer's view state; instructions in the pipeline may be in different execution states.

This feature forces the processor into a coherent state called "run to debug point". When debugging, the Cycle Model is brought to the debug point automatically whenever a software breakpoint is hit (including single stepping). However, if a hardware breakpoint is reached, or the system is advanced by cycles within SoC Designer Plus, the Cycle Model can get to a nondebuggable state. In this event, the run to debug point will advance the processor to the debug state. It does this by stalling the instruction within the decode stage and allowing all earlier instructions to complete. Once that has been accomplished, the Cycle Model will cause the system to stop simulating.

The run to debug point is available as a context menu item for the component within SoC Designer Simulator. It is also available in the disassembler view.

### 1.5.3 Memory Information

Each memory space represents a different view of memory using a page table. The Cortex-M3 processor memory spaces are selectable using the Space: pulldown menu in the Memory view, and the Memory space pulldown menu in the Disassembly view (see the SoC Designer Plus *User Guide* for more information).

## 1.5.4 Disassembly View

The Cortex-M3 Cycle Model supports a disassembly view of a program running on the Cycle Model in SoC Designer Simulator. To display the disassembly view in the SoC Designer Simulator, right-click on the Cortex-M3 Cycle Model and select View Disassembly... from the context menu.

All CADI windows support breakpoints – when double-clicking on the proper location a red dot will indicate that a breakpoint is currently active. To remove the breakpoints simply doubleclick on the same location again.

## 1.6 Available Profiling Data

Profiling data is enabled, and can be viewed using the Profiling Manager, which is accessible via the Debug menu in the SoC Designer Simulator. Both hardware and software based profiling is available.

## 1.6.1 Hardware Profiling

Hardware profiling includes just the Core Events stream. The buckets supported by this stream are shown in Table 1-10.

Table 1-10 Cortex-M3 Profiling Events

Stream	Buckets
Core Events	СРІ
	Exception
	Sleep
	LSU
	IT Fold

## 1.6.2 Software Profiling

Software-based profiling is provided by SoC Designer Plus. Profiling information is available in the SoC Designer Profiler. See the *SoC Designer Plus User Guide* for more information.

#### **Third Party Software Acknowledgement**

ARM acknowledges and thanks the respective owners for the following software that is used by our product:

• ELF (Executable and Linking Format) Tool Chain Product

Copyright (c) 2006, 2008-2012 Joseph Koshy

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.