

This application demonstrates master and slave CSIO (SPI) communication using a single device.

## Overview

A pair of CSIO channels are implemented in two MFS Components. First, the master sends a string to the slave, then the roles reverse and the slave sends a different string to the master. The returned strings are compared against the originals and the green LED used to indicate that the transfers were successful (strings match).

## Requirements

**Tool:** PSoC Creator 4.0


**Programming Language:** C (GCC 4.9.3)

**Associated Parts:** All S6E1A, S6E1B, and S6E1C parts

**Related Hardware:** [FM0-V48-S6E1A1](#), [FM0-100L-S6E1B8](#), [FM0-64L-S6E1C3](#)

## Design

The schematic includes the two MFS Components in CSIO mode and a GPIO for the LED.



The firmware performs following functions:

1. Initialize the LED (off)
2. Initialize the master (Tx enabled) and slave (Rx enabled) Components
3. Send a message from master to slave
4. Verify sent data == received data
5. Switch Tx and Rx functions
6. Send a message from slave to master
7. Verify sent data == received data
8. Indicate success with green LED
9. De-initialize the MFS Components

## Design Considerations

### Pin Selection

The project includes control files to automatically place the SCK, MISO, MOSI and LED IO onto the appropriate pins for the supported kit hardware. To change the pin selection, delete the control file or over-ride the control file selections in the Design Wide Resources Pin Editor.

## PDL Installation

The project assumes that you have installed the PDL in the location specified in the **Project Management** panel of the **Tools > Options** dialog. If that location is incorrect you will see the build error "The given PDL path is invalid. Unable to find required PDSC file." To correct this problem in a newly-created project open the **Project > Properties** dialog and enter the correct path to the PDL. To avoid the problem in projects you create in the future, make sure you put the correct path in the **Tools > Options** dialog.

## Hardware Setup

The GPIO is connected to the green LED.

The MFS signals are connected to headers on the kits. Follow the wiring instructions, below, for each kit.

Table 1 lists the pin connections required to use this code example on FM0+ kits.

Table 1. List of Pins


Pin	FM0-V48-S6E1A1	FM0-100L-S6E1B8	FM0-64L-S6E1C3
Green_LED:GPIO	P61	P3E	P3E
Master:SCK	P52	P16	P4C
Master:SIN	P50	P14	P4E
Master:SOT	P51	P15	P4D
Slave:SCK	P13	P42	P13
Slave:SIN	P11	P40	P11
Slave:SOT	P12	P41	P12

## FM0-V48-S6E1A1 Wiring

Make the following jumper wire connections to run this application on the FM0-V48-S6E1A1 kit.

CN5.4 – CN5.28	Master SCK to Slave SCK
CN5.2 – CN5.27	Master SIN to Slave SOT
CN5.3 – CN5.26	Master SOT to Slave SIN

Figure 1. FM0-V48-S6E1A1 Jumper Wires




### FM0-100L-S6E1B8 Wiring

Make the following jumper wire connections to run this application on the FM0-100L-S6E1B8 kit.

CN12.3 – CN7.6	Master SCK to Slave SCK
CN12.5 – CN7.4	Master SIN to Slave SOT
CN12.4 – CN7.5	Master SOT to Slave SIN

**Note:** In the \*A revision of the kit User Guide the pin numbering for headers CN12 and CN14 in Figure 3-3 (Additional GPIO Headers) is incorrect. The order of pins is reversed. Table 3-3 (Additional GPIO) identifies the correct header and pin combinations for device signals. The figure and table are both correct for the CN5 and CN6 headers.

Figure 2. FM0-100L-S6E1B8 Jumper Wires




### FM0-64L-S6E1C3 Wiring

Make the following jumper wire connections to run this application on the FM0-64L-S6E1C3 kit.

CN7.6 (D13) – CN10.6 (A5)	Master SCK to Slave SCK
CN7.5 (D12) – CN10.5 (A4)	Master SIN to Slave SOT
CN7.4 (D11) – CN10.4 (A3)	Master SOT to Slave SIN

**Note:** On this kit the D11, D12, and D13 pins are connected to the FM0+ device across header-less jumpers JP9, JP8 and JP7 respectively. These jumpers are open by default but can be closed by soldering a 0  $\Omega$  wire across each jumper.

Figure 3. FM0-64L-S6E1C3 Jumper Wiring



## Components

Table 2 lists the PSoC Creator Components used in this example, as well as the hardware resources used by each.

Table 2. List of PSoC Creator Components

Component	Version	Hardware Resources
PDL_MFS	1.0	MFS block plus SCK, SIN and SOT pins
PDL_GPIO	1.0	GPIO pin

## Parameter Settings

The Master MFS Component uses default parameter settings, with these exceptions.

Table 3: Component Settings

Tab	Setting	Value
None	Name	Master
Basic	MFSCfg	CSIO (SPI)

CSIO	enCsioMsMode	Master
	enCsioDataLength	8 bits
	enCsioBitDirection	MSB First
FIFO	u8ByteCount1	0
	u8ByteCount2	0

The Slave MFS Component uses default parameter settings, with these exceptions.

Table 4: Component Settings

Tab	Setting	Value
None	Name	Slave
Basic	MFSCfg	CSIO (SPI)
CSIO	enCsioMsMode	Slave
	enCsioDataLength	8 bits
	enCsioBitDirection	MSB First
FIFO	u8ByteCount1	0
	u8ByteCount2	0

## Operation

Wire up the kit using jumper wires as described in Hardware setup, above.

After programming, the application runs and the green LED lights to indicate that two transfers have been completed successfully. To follow the transactions more closely, use the debugger to step through the program and monitor the contents of the two receive buffers; master\_recbuf and slave\_recbuf.

## Related Documents

Table 5 lists relevant application notes, code examples, knowledge base articles, device datasheets, and Component datasheets.

Table 5. Related Documents

PSoC Creator Component Datasheets	
PDL_MFS	Supports UART, I2C, LIN and CSIO (SPI) serial communication. Right-click the Component to access.
Device Documentation	
<a href="#">S6E1A</a>	FM0+ S6E1A-Series 5V Robust ARM® Cortex®-M0+ Microcontroller (MCU) Family
<a href="#">S6E1B</a>	FM0+ S6E1B-Series Ultra Low Power ARM® Cortex®-M0+ Microcontroller (MCU) Family
<a href="#">S6E1C</a>	FM0+ S6E1C-Series Ultra Low Power ARM® Cortex®-M0+ Microcontroller (MCU) Family
Development Kit (DVK) Documentation	
<a href="#">FM0-V48-S6E1A1</a>	ARM® Cortex®-M0+ FM0+ MCU Evaluation Board
<a href="#">FM0-100L-S6E1B8</a>	ARM® Cortex®-M0+ MCU Starter Kit with USB and SD Card Interface
<a href="#">FM0-64L-S6E1C3</a>	ARM® Cortex®-M0+ MCU Starter Kit with USB and Digital Audio Interface

## Document History

Document Title: CE216796 - FM0+ MFS CSIO (SPI) Master & Slave

Document Number: 002-16796

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5448648	YFS	09/27/16	New Code Example.
*A	5776655	YFS	6/16/17	Added search keyword so that user can quickly find Code Examples from the component instance popup menu. Updated logo and copyright date.



## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

## Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/Rf	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

## PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

## Cypress Developer Community

[Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

## Technical Support

[cypress.com/support](http://cypress.com/support)



Cypress Semiconductor      Phone : 408-943-2600  
 198 Champion Court      Fax : 408-943-4730  
 San Jose, CA 95134-1709      Website : [www.cypress.com](http://www.cypress.com)

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spanion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spanion, the Spanion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.