

This diagram assumes & delay.

input rd Stays at I for an extra

clock cycle to show the SPI FSM

Stays in state 4 until rd = 0