


SPI Read timing diagram

Monday, March 10, 2025 8:11 PM



This diagram assumes 0 delay.

input rd stays at 1 for an extra clock cycle to show the SPI FSM stays in state 4 until rd = 0