



DEPARTMENT OF
INFORMATION SYSTEMS
AND COMPUTER SCIENCE

Machine Language and Assembly Programming



```
00101110101000111010111100100111010101101001000101
1101010110101010000101010101001010101010101010
10100101001001001010101010101010101010101010101010
11100001111010110000000111101010101010000010101
111010101110010100010010111010100010100100111010
10101001010010010010000101010110101010101010010111
0010101001010100101010000001010101001111101000011001
1000110010000111100110101011000100110101010000101010
1100101010101000010011001010100010010101010101010
10100101001001001010101010101010101010101010101010
11100001111010110000000111101010101010000010101
0010010101001010010010100100010101010101001010010
1001010010000101010010010101001010010101010010010
1001010010101001010010101001010010101001001001001
100101010101001010101010100101010101010010101010
```


										01
										02
										03
										04
										05
A	B	C	D	E	F	G	H			

```
z = x + y;
// as simple as it looks?
```

So... Now What?


- ▶ **We can now build a CPU!**
- ▶ **What do we need?**
 - ▶ **ALU**
 - ▶ **General Purpose Registers (R0-R31)**
 - ▶ Temporary storage for operations.
 - ▶ **Memory for storing code and data.**
 - ▶ **A Program Counter (PC) to remember where we are in the code.**
 - ▶ **An FSM to control everything.**
 - ▶ The FSM “interprets” the “instructions”, which are stored in memory.

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
100101010101001010101010010101



A CPU

Main Memory



General Purpose Registers


Fetch/Execute Loop

Fetch $\langle PC \rangle$

$PC \leftarrow \langle PC \rangle + 4$

Execute
fetch
instruction


00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
100101010101010010101010010101




DISCS

Bus-based CPU

- ▶ Components share a “bus” or a set of wires.
 - ▶ “Tri-state drivers” control who “drive” or control bus inputs and outputs at any given time.
- ▶ Saves wire and space, BUT limits data movement.
- ▶ Takes several cycles to execute an instruction:
 - ▶ Fetch instruction.
 - ▶ Load operands.
 - ▶ Operate on data.
 - ▶ Store data.
- ▶ Microprogramming
 - ▶ Different instructions can take different # of cycles.
 - ▶ Allows complex instructions.




00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Non-Bus-Based CPU

- ▶ Components are connected directly.
- ▶ Much more wires and space.
 - ▶ 32 or 64 bits per set of wires.
- ▶ But more things can happen at the same time.
- ▶ Only 1 cycle per instruction.
- ▶ “Hardwired Control”
 - ▶ Each instruction corresponds to the setting of signals (e.g., PCSEL, BSEL, etc.) for 1 clock cycle.
 - ▶ Simpler, and faster, but cannot do complex instructions (in 1 cycle).




0010101001010100011110100001100
 10001100100001111001101010010101
 110010101010101000010011001010100
 1001010010010010101010101010101
 11100001111010110000000111101001
 0010010101001010010010100100110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010100101010010100101010010101



Microprogramming vs. Hardwired Control

- ▶ **Microprogramming**
 - ▶ **Very flexible, can do complex instructions.**
 - ▶ We can do instructions with conditionals and loops, like COPYARRAY, or even SQRT and FACTORIAL!
 - ▶ Takes several cycles per instruction.
 - ▶ Leads to CISC (Complex Instruction Set Computer).
- ▶ **Hardwired control**
 - ▶ Simpler to implement and faster.
 - ▶ Limited to one-cycle instructions (no loops).
 - ▶ Leads to RISC (Reduced Instruction Set Computer).

```
00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101
```




DISCS

CISC vs. RISC


- ▶ **CISC (Complex Instruction Set Computer)**
 - ▶ More functionality per instruction.
 - ▶ Shorter code.
 - ▶ But variable time per instruction.
- ▶ **RISC (Reduced Instruction Set Computer)**
 - ▶ Simple functionality.
 - ▶ Longer code.
 - ▶ But 1-cycle execution = Can be pipelined!
- ▶ **Hybrid (e.g., Pentium 4, Intel Core i7, etc.)**
 - ▶ Support a CISC instruction set, but internally split it into RISC-like 1-cycle instructions (usually in addition to other optimizations such as using these instructions in parallel).
- ▶ **In this class, we will do RISC (aka Load-Store Architecture)!**

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

How do we program a CPU?



$z = x + y;$

LD(R31,X,r1)

LD(R31,Y,r2)


ADD(r1,r2,r3)

ST(r3,Z,R31)

```
0110 0000 0011 1111 0000 0010 0000 0000
0110 0000 0101 1111 0000 0010 0000 0100
1000 0000 0110 0001 0001 0000 0000 0000
0110 0100 0111 1111 0000 0010 0000 1000
```

ALUOP[0:3] <= InstReg[9:11] & MASK

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS

Instruction Set Design

software




instruction set

hardware



Which is easier to change?


0010101001010100011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101




DISCS

Instruction Set

- ▶ A contract or interface that specifies how you program your computer.
- ▶ Two components:
 - ▶ Visible state (registers, memory, etc.)
 - ▶ Operations on state (instructions)
- ▶ General model:




00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101




DISCS

The Beta CPU

- Simplified version of the DEC Alpha designed for MIT's 6.004 class.



00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101001010101010010101



Examples of Beta Code

$z = x + y;$

```
LD(R31,X,r1)
LD(R31,Y,r2)
ADD(r1,r2,r3)
ST(r3,Z,R31)
```

if ($x \geq 0$) $y = x;$

else $y = -x;$

LD(x,R0) | R0 holds x

| R1 will hold y

CMPLE(R31,R0,R2) | is $0 \leq R0$?

BF(R2,elseBlock) | no, do else

MOVE(R0,R1)

BR(done)

elseBlock:

SUB(R31,R0,R1)

done:

ST(R1,y)


HALT()

. = 0x200

x: LONG(-6)

y: LONG(0)

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



β Instructions and Formats

Form 1:	OPCODE	<i>rc</i>	<i>ra</i>	<i>rb</i>	unused
	6	5	5	5	11

ALU operations with two source registers

ADD(ra, rb, rc)
SUB(ra, rb, rc)

Form 2:	OPCODE	<i>rc</i>	<i>ra</i>	literal C (signed)
	6	5	5	16

ALU operations with one source register and constant

ADDC(ra, const, rc)

Loads and stores

LD(ra, C, rc)


ST(rc, C, ra)

Branches and Jumps

BNE(ra, label, rc)

JMP(ra, rc)

```
00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101
```



Arithmetic / Comparison Operations

ADD(ra, rb, rc) $rc \leftarrow \langle ra \rangle + \langle rb \rangle$

“Add the contents of *ra* to the contents of *rb* and store the result in *rc*”.

Similarly

for:

SUB

MUL

AND

OR

XOR

SHL

SHR

SRA

CMPEQ

CMPLT


CMPLE

ADDC(ra, const, rc) $rc \leftarrow \langle ra \rangle + \text{const}$

“Add the contents of *ra* to *const* and store the result in *rc*”.

16-bit
signed
constant

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101




DISCS

Loads and Stores

LD(ra, C, rc)

$address \leftarrow \langle ra \rangle + C$
 $rc \leftarrow Memory[address]$

“Fetch into *rc* to the contents of the memory location whose address is *C* plus the contents of *ra*”.




ST(rc, C, ra)

$address \leftarrow \langle ra \rangle + C$
 $Memory[address] \leftarrow \langle rc \rangle$

“Store the contents of *rc* into the memory location whose address is *C* plus the contents of *ra*”.

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS

Branch if nonzero


$BNE(ra, label, rc) \quad PC \leftarrow \langle PC \rangle + 4$
 $rc \leftarrow \langle PC \rangle$

aka **BT** "branch if True"
since *CMP* instructions
return non-zero if True


if $\langle ra \rangle$ nonzero then
 $PC \leftarrow \langle PC \rangle + 4 * word_displacement$

"Fetch into *rc* the address of the next instruction.
If *ra* does not contain zero then add 4 times
word_displacement to the value of *PC*".

Convenience
of a symbolic
assembly language!



00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS

Branch if zero and Jump

BEQ(ra, label, rc) $PC \leftarrow \langle PC \rangle + 4$
 $rc \leftarrow \langle PC \rangle$

if <ra> zero then

$PC \leftarrow \langle PC \rangle + 4 * \text{word_displacement}$

aka **BF** "branch if False"
since *CMP* instructions
return zero if False

JMP(ra, rc)


$PC \leftarrow \langle PC \rangle + 4$

$rc \leftarrow \langle PC \rangle$

$PC \leftarrow \langle ra \rangle$

"Fetch into *rc* the address of the next instruction.
Load the *PC* with the address contained in *ra*".

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
1001010010101001010101001010101



Let's Play "Compiler"!

Rules:

Variables live in memory
Operations done in ALU
Registers hold temporary values

Statement:

$z = (x + y) * (x - y) ;$

LD(r31, x, r1)
LD(r31, y, r2)
ADD(r1, r2, r3)
SUB(r1, r2, r4)

Address


x:

y:

z:

Memory

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Compiling Statements

Statement:

variable = expression ; code for
expression \longrightarrow *rz*

ST(rz, var_addr, r31)


expression:

exp1 OP exp2

code for
exp1 \longrightarrow *rx*

code for
exp2 \longrightarrow *ry*

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Compiling Blocks of Statements

Block:

```
{ statement 1 ;  
  statement 2 ;  
  .  
  .  
  statement k ; }
```


*code for
statement 1*

*code for
statement 2*

*·
·*

*code for
statement k*

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Conditional Statements

if expression then
block 1
else
block 2 ;

code for expression → *rz*

BF(rz, elseBlock, r31)

code for block 1

BEQ(r31, done, r31)

elseBlock:


code for block 2

always branches

a.k.a. predicate
= 0 implies false
≠ 0 implies true

done:

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101001010010101010101



DISCS

Iterations

*while expression do
block ;*

whileBlock:

*code for
expression*

→ *rz*


BF(rz, done, r31)

*code for
block*

BEQ(r31, whileBlock, r31)

done:

001010100101010000111110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS