




DEPARTMENT OF
INFORMATION SYSTEMS
AND COMPUTER SCIENCE

Timing of Synchronous Circuits

So Things are Ready
When They are Ready




```
0010111010100011101011110010011101010101001000101
1101010110101010000101010101001010101010101010
10100101001001001010101010101010101010101010101010
1110000111101011000000011110101010101010000010101
11101010111100101000100101111010100010100100111010
10101001010010010010000101010110101010101010010111
0010101001010100101010000001010101001111101000011001
1000110010000111100110101011000100110101010000101010
1100101010101000010011001010100010010101010101010
10100101001001001010101010101010101010101010101010
1110000111101011000000011110101010101010000010101
0010010101001010010010100100010101010101001010010
1001010010000101010010010101001010010101010010010
1001010010101001010010101001010010101001001001001
100101010101001010101010100101010101010010101010
```




What We Want to Build: Synchronous Circuits

- ▶ Circuits where combinational logic paths are broken by edge-triggered flip-flops
- ▶ FFs = Almost no transparency = Better control over input transitions


State Machines



Pipelined Circuits




0010101001010100011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
00100101010010100100100100100110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

State Machines

- ▶ State is stored in FF's, Next State and Output is computed by Combinational Logic.
- ▶ Problem: Can't avoid glitches in complicated Combinational Logic (CL).
 - ▶ K-map trick only for SIC.
 - ▶ More than one input is changing: next state and incoming input!
- ▶ Solution: Break the feedback loop using edge-triggered FF's!
 - ▶ At clk edge, D gets copied to Q.
 - ▶ At any other time, glitches in D don't matter.
 - ▶ Result: No combinational feedback path.



00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
00100101010010100100100100100110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101




Pipelined Machines


- ▶ **Goal:** Do more computation in less time.
- ▶ **Solution:** Separate the computation into stages.
 - ▶ Like an assembly line – different sets of data at different stages at the same time.
 - ▶ Use FF's so that values in a stage don't affect the next stage.
 - ▶ Data moves with the clock – “synchronous”.

Computing Pythagoras's formula:

$z = \text{sqrt}(x^2 + y^2)$
(Note: ^ in Java performs XOR.
^ in QBASIC did exponents.)



00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
1001010010101001010101010010101



DISCS

Timing of Synchronous Circuits



Problem: Need to make sure that setup and hold times are met!

1. *Data takes time to get from sending FF to receiving FF (Setup).*

- ▶ Input (D) of receiving FF must be valid and stable for t_s .
- ▶ Incoming valid data must not arrive *too late*.


2. *FF takes time to latch the data (Hold).*

- ▶ Make sure D doesn't change until after t_h .
- ▶ New/invalid data must not arrive *too early*.



Edge-Triggered Flip-Flop Timing

D must not change in this region




Setup time = t_s


Hold time = t_h

Clk-Q prop. = t_{pdC-Q}

Clk-Q cont. = t_{cdC-Q}



00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101




DISCS

Timing Parameters



- ▶ Setup time (t_s)
 - ▶ Time before active clock edge at which input D must be valid and stable.
- ▶ Hold time (t_h)
 - ▶ Time after clock edge until which D must remain valid and stable.
- ▶ Clk-to-Q prop. delay (t_{pdC-Q})
 - ▶ Time after Clk edge when new Q is guaranteed to be stable.
- ▶ Clk-to-Q cont. delay (t_{cdC-Q})
 - ▶ Time after Clk edge when Q may start changing.

00101010010101000011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



Example:
A counter

Clocked Circuit Timing




$$t_{13} = t_{cdC-Q} \quad t_{14} = t_{pdC-Q} \quad t_{35} = t_{cd-CL} \quad t_{46} = t_{pd-CL}$$

Timing rules for flip-flop dictate:

$$t_{67} \geq t_s$$



$$t_{15} \text{ and } t_{711} \geq t_h$$

0010101001010100011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Timing Rules



Clock period = $t_{clk} = t_{17}$


$$t_{67} \geq t_s \Rightarrow t_{17} = (t_{14} + t_{46} + t_{67}) \geq t_{pdC-Q} + t_{pd-CL} + t_s$$

$$\Rightarrow t_{clk} \geq t_{pdC-Q} + t_{pd-CL} + t_s$$

Hold time constraint:


$$t_{15} \geq t_h \Rightarrow (t_{13} + t_{35}) \geq t_h \Rightarrow t_{cd C-Q} + t_{cd C.L.} \geq t_h$$

00101010010101000011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS

Timing Rules



Minimum Clock Period

$$t_{clk} \geq t_{pdC-Q} + t_{pd-CL} + t_s$$


- Clock must be long enough to let new D settle by setup time!

Hold Time Constraint:


$$t_{cdC-Q} + t_{cdC.L.} \geq t_h$$

- New Q must not contaminate D before hold time
- Usually (but not always), $t_{cdCQ} \geq t_h$, so it works even assuming $t_{cdCL} = 0$.

0010101001010100011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
0010010101001010010010010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



Another Example




Assume $t_{cdC-Q} = 2$, $t_{pdC-Q} = 3$, $t_s = 4$, $t_h = 1$

$$t_{clk} \geq ?$$

$$t_h \leq ?$$


Consider *worst-case* (t_{pdCL}) and *best-case* (i.e., t_{cdCL}) paths between any two sending and receiving pairs.

0010101001010100011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS

Another Example




Assume $t_{cdC-Q} = 2$, $t_{pdC-Q} = 3$, $t_s = 4$, $t_h = 1$

$$t_{clk} \geq t_{pdC-Q1} + (t_{pdA} + t_{pdC}) + t_{s3} = 32$$

$$t_h \leq t_{cdC-Q1} + (t_{cdA} + t_{cdD}) = 5$$


Consider *worst-case* (t_{pdCL}) and *best-case* (i.e., t_{cdCL}) paths between any two sending and receiving pairs.

0010101001010100011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
1001010010101001010101010010101



DISCS

Yet Another Example




Assume $t_{cdC-Q}=1$, $t_{pdC-Q}=2$, $t_s=3$, $t_h=1$ for FF 1,3,6
 $t_{cdC-Q}=3$, $t_{pdC-Q}=4$, $t_s=4$, $t_h=3$ for FF 2,4,5

$$t_{clk} \geq ?$$


$$t_h \leq ?$$

00101010010101000011110100001100
 10001100100001111001101010010101
 11001010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 00100101010010100100100100100110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010100101010010100101010010101



DISCS

Clock Period




Assume $t_{cdC-Q}=1$, $t_{pdC-Q}=2$, $t_s=3$, $t_h=1$ for FF 1,3,6

$t_{cdC-Q}=3$, $t_{pdC-Q}=4$, $t_s=4$, $t_h=3$ for FF 2,4,5

$$t_{clk} \geq t_{pdC-Q4} + t_{pdF} + t_{pdH} + t_{s5} = 4 + (15 + 15) + 4 = 38$$


Many paths with total $t_{pdCL} = 30$, but don't forget t_{pdC-Q} (start FF) and t_s (end FF)!

0010101001010100011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Maximum Clock Frequency



Assume $t_{cdC-Q}=1$, $t_{pdC-Q}=2$, $t_s=3$, $t_h=1$ for FF 1,3,6
 $t_{cdC-Q}=3$, $t_{pdC-Q}=4$, $t_s=4$, $t_h=3$ for FF 2,4,5

Min Clock Period




Max Clock Frequency

- Suppose time unit is 1 nanosecond (ns)


$$t_{clk} \geq 38 \text{ ns}$$

$$f \leq 1 \text{ cycle} / 38\text{ns}$$




$$26 \text{ MHz}$$

0010101001010100011110100001100
 10001100100001111001101010010101
 11001010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010100101010010100101010010101



DISCS

Hold Times



Assume $t_{cdC-Q}=1$, $t_{pdC-Q}=2$, $t_s=3$, $t_h=1$ for FF 1,3,6

$t_{cdC-Q}=3$, $t_{pdC-Q}=4$, $t_s=4$, $t_h=3$ for FF 2,4,5

$$t_{h3} \leq t_{cdC-Q1} + t_{cdA} + t_{cdC} = 5$$

$$t_{h4} \leq t_{cdC-Q1} + t_{cdA} = 2$$


$$t_{h5} \leq t_{cdC-Q3} + t_{cdE} + t_{cdH} = 5$$

$$t_{h6} \leq t_{cdC-Q3} + t_{cdE} + t_{cdH} = 5$$

these
must
all
be
true


Does
this
work?

0010101001010100011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Hold Times



Assume $t_{cdC-Q}=1$, $t_{pdC-Q}=2$, $t_s=3$, $t_h=1$ for FF 1,3,6

$t_{cdC-Q}=3$, $t_{pdC-Q}=4$, $t_s=4$, $t_h=3$ for FF 2,4,5

these
must
all
be
true

$$t_{h3} \leq t_{cdC-Q1} + t_{cdA} + t_{cdC} = 5$$

$$t_{h4} \leq t_{cdC-Q1} + t_{cdA} = 2$$


$$t_{h5} \leq t_{cdC-Q3} + t_{cdE} + t_{cdH} = 5$$

$$t_{h6} \leq t_{cdC-Q3} + t_{cdE} + t_{cdH} = 5$$

NO!


$$t_{h4} = 3 > 2$$

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS

How do we fix it?



Assume $t_{cdC-Q}=1$, $t_{pdC-Q}=2$, $t_s=3$, $t_h=1$ for FF 1,3,6

$t_{cdC-Q}=3$, $t_{pdC-Q}=4$, $t_s=4$, $t_h=3$ for FF 2,4,5

$$t_{h3} \leq t_{cdC-Q1} + t_{cdA} + t_{cdC} = 5$$

$$t_{h4} \leq t_{cdC-Q1} + t_{cdA} + t_{cdbuf} = 3$$


$$t_{h5} \leq t_{cdC-Q1} + t_{cdA} + t_{cdC} = 5$$

Add a t_{cd} delay.

(But be sure to recheck t_{pd} and t_s paths.)


these
must
all
be
true

00101010010101000011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101




DISCS

Clock Skew




Skew affects clock period and hold time constraints!

0010101001010100011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Clock Skew Example




Assume:

$t_{cdCL} = 2$
 $t_{pdCL} = 4$
 $t_{cdskew} = 1$
 $t_{pdskew} = 2$
 and
 $t_{cdCQ} = 2$
 $t_{pdCQ} = 3$
 $t_s = 1$
 $t_h = ??$
 for all FF's.

$t_{clk} \geq ?$
 $t_h \leq ?$

How do you solve this??

00101010010101000011110100001100
 10001100100001111001101010010101
 110010101010101000010011001010100
 1001010010010010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 1001010010101001010101010010101



DISCS


Blackboxing Technique

► Blackboxing:


- “Hide” a delay element inside a “blackbox”.
- Treat the blackbox as a FF with new “equivalent” timing parameters, as seen from outside.

► 3 cases:


FF with delayed output




FF with delayed input



FF with clock skew




00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Delayed Output




00101010010101000011110100001100
 10001100100001111001101010010101
 11001010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010101010101010101010101010101




DISCS

Delayed Input




00101010010101000011110100001100
 10001100100001111001101010010101
 11001010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 100101010101001010101010010101




DISCS


Clock Skew




00101010010101000011110100001100
 10001100100001111001101010010101
 11001010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010101010101010101010101010101




FF with delayed output



FF with delayed input



FF with clock skew



$$\begin{aligned} t_{cdCQ-eq} &= t_{cdCQ} + t_{cdout} \\ t_{pdCQ-eq} &= t_{pdCQ} + t_{pdout} \\ t_{s-eq} &= t_s \\ t_{h-eq} &= t_h \end{aligned}$$

$$\begin{aligned} t_{cdCQ-eq} &= t_{cdCQ} \\ t_{pdCQ-eq} &= t_{pdCQ} \\ t_{s-eq} &= t_s + t_{pdin} \\ t_{h-eq} &= t_h - t_{cdin} \end{aligned}$$

$$\begin{aligned} t_{cdCQ-eq} &= t_{cdCQ} + t_{cdskew} \\ t_{pdCQ-eq} &= t_{pdCQ} + t_{pdskew} \\ t_{s-eq} &= t_s - t_{cdskew} \\ t_{h-eq} &= t_h + t_{pdskew} \end{aligned}$$

Note: Contamination delay

reduces t_{s-eq} (in clock skew case) and t_{h-eq} (in delayed input)

- Gives us more "slack" time.
- But it is still offset by the other penalties, limiting its usefulness.

Clock Skew Example

Assume:

$$t_{cdCL} = 2$$

$$t_{pdCL} = 4$$

$$t_{cdskew} = 1$$

$$t_{pdskew} = 2$$

and


$$t_{cdCQ} = 2$$

$$t_{pdCQ} = 3$$


$$t_s = 1$$

$$t_h = ??$$

for all
FF's.



0010101001010100011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS

Clock Skew Example

Assume:

$$t_{cdCL} = 2$$

$$t_{pdCL} = 4$$

$$t_{cdskew} = 1$$

$$t_{pdskew} = 2$$

and


$$t_{cdCQ} = 2$$

$$t_{pdCQ} = 3$$

$$t_s = 1$$

$$t_h = ??$$

for all
FF's.



$$t_{cdCQ-eq2} = t_{cdCQ} + t_{cdskew} = 3,$$

$$t_{s-eq2} = t_s - t_{cdskew} = 0,$$

$$t_{pdCQ-eq2} = t_{pdCQ} + t_{pdskew} = 5$$

$$t_{h-eq2} = t_h + t_{pdskew} = t_h + 2$$

$$t_{cdCQ-eq3} = t_{cdCQ} + 2t_{cdskew} = 4,$$


$$t_{s-eq3} = t_s - 2t_{cdskew} = -1,$$

$$t_{pdCQ-eq3} = t_{pdCQ} + 2t_{pdskew} = 7$$

$$t_{h-eq3} = t_h + 2t_{pdskew} = t_h + 4$$

Equiv.
timing
params

0010101001010100011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Clock Skew Example

Assume:

$$t_{cdCL} = 2$$

$$t_{pdCL} = 4$$

$$t_{cdskew} = 1$$

$$t_{pdskew} = 2$$

and


$$t_{cdCQ} = 2$$

$$t_{pdCQ} = 3$$

$$t_s = 1$$

$$t_h = ??$$

for all FF's.



$$t_{cdCQ-eq2} = 3,$$

$$t_{s-eq2} = 0,$$

$$t_{pdCQ-eq2} = 5$$

$$t_{h-eq2} = t_h + 2$$

Constraints

$$t_{clk} \geq \max(t_{pdCQ} + t_{pdCL} + t_{s-eq2}, t_{pdCQeq2} + t_{pdCL} + t_{s-eq3})$$

Equiv.
timing
params

$$t_{cdCQ-eq3} = 4,$$

$$t_{s-eq3} = -1,$$


$$t_{pdCQ-eq3} = 7$$

$$t_{h-eq3} = t_h + 4$$

$$t_{heq2} \leq t_{cdCQ} + t_{cdCL}$$

$$t_{heq3} \leq t_{cdCQ-eq2} + t_{cdCL}$$

0010101001010100011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS

Clock Skew Example

Assume:

$$t_{cdCL} = 2$$

$$t_{pdCL} = 4$$

$$t_{cdskew} = 1$$

$$t_{pdskew} = 2$$

and

$$t_{cdCQ} = 2$$


$$t_{pdCQ} = 3$$

$$t_s = 1$$

$$t_h = ??$$

for all

FF's.



Constraints

$$t_{cdCQ-eq2} = 3,$$

$$t_{s-eq2} = 0,$$

$$t_{pdCQ-eq2} = 5$$

$$t_{h-eq2} = t_h + 2$$

$$t_{cdCQ-eq3} = 4,$$

$$t_{s-eq3} = -1,$$

$$t_{pdCQ-eq3} = 7$$

$$t_{h-eq3} = t_h + 4$$


$$t_{clk} \geq \max(3 + 4 + 0, 5 + 4 + -1)$$

$$t_h + 2 \leq 2 + 2$$

$$t_h + 4 \leq 3 + 2$$

Equiv.
timing
params

0010101001010100011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Clock Skew Example

Assume:

$$t_{cdCL} = 2$$

$$t_{pdCL} = 4$$

$$t_{cdskew} = 1$$

$$t_{pdskew} = 2$$

and


$$t_{cdCQ} = 2$$

$$t_{pdCQ} = 3$$

$$t_s = 1$$

$$t_h = ??$$

for all
FF's.



Constraints

$$t_{cdCQ-eq2} = 3,$$

$$t_{s-eq2} = 0,$$

$$t_{pdCQ-eq2} = 5$$

$$t_{h-eq2} = t_h + 2$$

$$t_{cdCQ-eq3} = 4,$$

$$t_{s-eq3} = -1,$$

$$t_{pdCQ-eq3} = 7$$

$$t_{h-eq3} = t_h + 4$$

$$t_{clk} \geq \max(7, 8) = 8$$


$$t_h \leq 4 - 2 = 2$$

$$t_h \leq 5 - 4 = 1$$

The original
FF must have
at most this t_h

Equiv.
timing
params


0010101001010100011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS


What About Asynchronous Inputs?

Does input satisfy
setup and hold time
constraints?
If not, we can still
get metastability!



- ▶ Need to sample asynchronous inputs (e.g., keyboard, Serial Port, etc.) reliably.
 - ▶ Usually, feed asynchronous input through a FF with a VERY sharp VTC slope to minimize metastability.
 - ▶ Or, sample inputs at a slower speed (relative to the actual input device's sampling rate, or perhaps in time with synchronous inputs by using separate registers) to shrink fraction of sampling window.
 - ▶ Translation: Input (or a snapshot of it) is fed once in a while, usually in time with CLK, not every time it changes. Video gamers of the past have experienced the drawback of this.

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS