



# DEPARTMENT OF INFORMATION SYSTEMS AND COMPUTER SCIENCE



# Implementing the Beta in Hardware


A Convenient Guide for the Final Lab Exercise

#### Recap: β Visible State & Computation Model



# How do we implement this?








## Approach: Incremental Design

- Divide instructions into various instruction classes based on OPCODE field:
  - Operate instructions: ADD, ADDC, etc.
  - Load and Store instructions: LD, ST
  - Jump and Branch instructions: JMP, BEQ, etc.
  - Exceptions: LDR
- Implement datapaths for each class individually.
- Merge datapaths.







## β Instruction Set Architecture

Form 1: OPCODE rc ra rb unused 6 5 5 5 11OPCODE = 10xxxx ADD:  $rc \leftarrow \langle ra \rangle + \langle rb \rangle$ 

Form 2: OPCODE rc ra literal C (signed)

6 5 5 16

OPCODE = 11xxxx ADDC:  $rc \leftarrow < ra > + C$ 

LD:  $rc \leftarrow MEM[\langle ra \rangle + C] *LD(ra, C, rc)$ 

ST:  $MEM[\langle ra \rangle + C] \leftarrow rc *ST(rc, C, ra)$ 


*JMP*: rc ← <PC> + 4; PC ← <ra>

BEQ:  $rc \leftarrow \langle PC \rangle + 4$ ; if  $\langle ra \rangle = 0$  then

 $PC \leftarrow (\langle PC \rangle + 4) + C*4$ 


LDR:  $rc \leftarrow MEM[(\langle PC \rangle + 4) + C*4]$ 







## Datapath Components




A Instruction Memory



A R/W
Data
Memory
RD








## 2-Port Register File


- 2 Combinational READ ports, 1 clocked WRITE port
- · One data input (WD), two data outputs (RD1, RD2)
- · There are 3 separate ADR signals now: RA1, RA2 and WA

**Independent READ addresses** 



**Independent READ data** 









## 2-Port Register File

- 2 Combinational READ ports, 1 clocked WRITE port
- · One data input (WD), two data outputs (RD1, RD2)
- · There are 3 separate ADR signals now: RA1, RA2 and WA











## Main Memory

- Signals are similar to original Reg File.
  - ► ADR (A) signal is bigger but is shared by read and write.
  - Combinational read.
  - **►** Clocked write.
- Memory has two "copies":
  - Instruction memory.
  - Data memory.
- aka "Harvard Architecture" after the Harvard Mark-1.
- In reality, we have only 1 main memory, but use it for both instructions and data with separate caches.
  - So looks like Harvard anyway.












### Instruction Fetch




## ALU Register-Register Operations




## ALU Register-Constant Operations




#### Load Instruction




#### Store Instruction




## Jump Instruction




## Branch Instructions (Final Lab)



#### Load Relative Instruction



### Exceptions: Traps, Faults and Interrupts




## **Exceptions and Interrupts**

- What's XP for? Handling "INTERRUPTS" aka "Exceptions"
  - FAULTS
    - CPU or SYSTEM generated (synchronous)
    - e.g., Illegal Instruction
  - TRAPS & system calls
    - CPU generated (synchronous)
    - e.g., read-a-character
  - I/O events (IRQ)
    - externally generated (asynchronous)
    - e.g., key struck
- How Interrupts Work:
  - Interrupt running program.
  - Invoke exception handler (like a procedure call).
  - Return to continue execution.
- NOT IMPORTANT in CS152 (not implemented in lab either)

KEY:
TRANSPARENCY
to interrupted
program.
(Most difficult
for asynchronous
interrupts.)







## **Exceptions and Interrupts**

#### IMPLEMENTATION:

- "FORCED" procedure call: new PC, save old PC for return.
- New PC comes from:
  - IllOp handler address, in case of traps and faults.
  - XAdr, in case of interrupts (IRQ=1).
- Save old PC in XP (R30).
- Don't execute current instruction in hardware.

#### Example: DIV unimplemented

```
LD (R31, A, R0)


LD (R31, B, R1) Forced by

DIV (R0, R1, R2) hardware

ST (R2, C, R31)
```


PUSH (XP)
Fetch inst. at Mem[Reg[XP]-4],
check for DIV opcode, get reg numbers,
perform operation in software, fill result reg
POP (XP)
JMP (XP)








## **Specifying Control Logic Signals**



- Looking at the datapath you should be able to fill in the entire table!
- See Final Lab for actual implementation.)







#### Cheat Sheet #2: Unpipelined β Datapath

