



DEPARTMENT OF
INFORMATION SYSTEMS
AND COMPUTER SCIENCE



```
0010111010100011101011110010011101010101001000101
1101010110101010000101010101001010101010101010
101001010010010010101010101010101010101010101010
11100001111010110000000111101010101010000010101
111010101110010100010010111010100010100100111010
10101001010010010010000101010110101010101010010111
001010100101010010100000001010101001111101000011001
1000110010000111100110101011000100110101010000101010
1100101010101000010011001010100010010101010101010
10100101001001001010101010101010101010101010101010
11100001111010110000000111101010101010000010101
0010010101001010010010100100010101010101001010010
1001010010000101010010010101001010010101010010010
1001010010101001010010101001010010101001001001001
100101010101001010101010100101010101010010101010
```

										01
										02
										03
										04
										05
A	B	C	D	E	F	G	H			

Datapaths


**Because Having Infinite Hardware is
(Currently) Impossible**

Computer = Programmable Finite State Machine

Given an expression:


$$K = (C + D) * (C - D)$$

Can build a circuit for that expression:



Circuit size proportional to size of expression;
And this time, it's not just addition involved,
so the sequential adder from last time can't be used.

0010101001010100011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Abstraction: Control/Datapath




Compute the expression using a *sequence* of commands to a single function unit called the *datapath*.



We still want some kind of sequence + loop so that the size of the datapath (might be) constant no matter what expression should be computed!

0010101001010100011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
00100101010010100100100100100110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS


Arithmetic/Logic Unit (ALU)

Purely combinational logic,
definitely not a ROM.

Note: this is NOT
the same as the ALU
in lab!


Condition codes
(aka "flags")

V: overflow
N: $y < 0$
Z: $y = 0$





<i>F</i>	<i>y</i>
000	$A + B$
001	$A - B$
010	$A - 1$
011	$A \text{ and } B$
100	$A \text{ or } B$
101	$A * B$
110	A
111	B

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Register w/ Enable




- ▶ Only samples input on clock edge when $LE = 1$.
- ▶ LE input = EN input (remember our counter FSM?)
- ▶ Usually implemented by adding a mux as shown above.
 - ▶ Can also be done by ANDing CLK , but harder to analyze because of the added clock skew/delay.
- ▶ D and LE must obey (equivalent) setup time constraints.
 - ▶ Delayed input! (remember blackboxing FFs?)

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101




DISCS

Our First Datapath



*How can we compute $K = (C + D) * D$?*

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Control FSM for $K = (C + D) * D$


Assume Inputs appear at X_1 , X_2 in first clock cycle alone

Control FSM

current state outputs


state

	A_{SEL}	B_{SEL}	A_{LE}	B_{LE}	F
s_1					
s_2					
s_3					



Note: this control FSM has no inputs, merely sequences through states

00101010010101000011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



DISCS

Control FSM for $K = (C + D) * D$


Step 1: Load C and D into A and B by using A_{LE} and B_{LE}

Control FSM

current state outputs


	A_{SEL}	B_{SEL}	A_{LE}	B_{LE}	F
s_1	1	1	1	1	—
s_2					
s_3					

*Load C into A,
and D into B*



Note: this control FSM has no inputs, merely sequences through states

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101



Control FSM for $K = (C + D) * D$

Step 2: Add contents of A and B and put into A


Control FSM

current state

outputs


	A_{SEL}	B_{SEL}	A_{LE}	B_{LE}	F
s_1	1	1	1	1	—
s_2	0	—	1	0	$A+B$
s_3					

Put C into A,
and D into B
Put A+B into A
(A will hold C+D)



Note: this control FSM has no inputs, merely sequences through states

00101010010101000011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




Control FSM for $K = (C + D) * D$

Step 3: Multiply contents of A and B and put into A

Control FSM


current state	outputs
	A_{SEL} B_{SEL} A_{LE} B_{LE} F
s_1	1 1 1 1 —
s_2	0 — 1 0 $A+B$
s_3	0 — 1 0 $A*B$

Put C into A,
and D into B
Put $A+B$ into A
(A will hold $C+D$)
Put $A*B$ into A
(A will hold $(C+D)*D$)



Note: this control FSM has no inputs, merely sequences through states

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
0010010101001010010010010010010110
10010100100001010100100101001010
100101001010101001010010101010101
100101001010101010101010101010101



Control FSM for $K = (C + D) * D$


*After clock edge at end of Step 3: A now holds $(C+D)*D$*

Control FSM

current state outputs

	A_{SEL}	B_{SEL}	A_{LE}	B_{LE}	F
s_1	1	1	1	1	—
s_2	0	—	1	0	$A+B$
s_3	0	—	1	0	$A*B$

Put C into A ,
and D into B
Put $A+B$ into A
(A will hold $C+D$)
Put $A*B$ into A
(A will hold $(C+D)*D$)



Note: this control FSM has no inputs, merely sequences through states

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
0010010101001010010010010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Control FSM for $K = (C + D) * (C - D)$


Control FSM

	current state		outputs		
	A_{SEL}	B_{SEL}	A_{LE}	B_{LE}	F
s_1	1	1	1	1	—
s_2	0	—	1	0	$A+B$
s_3	0	0	?	?	$A?B$



Where do we store $C, D, C+D, C-D$?

0010101001010100011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
0010010101001010010010100100110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




Storage Requirements

- ▶ How does Java deal with expressions like these?
 - ▶ One operation at a time.
 - ▶ Needs temporary storage!
- ▶ Closer look at expression:

$$K = \underbrace{(C + D)}_{T1} * \underbrace{(C - D)}_{T2}$$



- ▶ Need to store **C**, **D**, **T1**, **T2** and possibly **K**.
 - ▶ Maybe not at the same time, but we need to make sure that data we may need later is not lost or overwritten (“clobbered registers”).
- ▶ *Need more than two registers!*

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
1001010010101001010101010010101




DISCS

Register File (RF)




```

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101
    
```




DISCS

Our Second Datapath



00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
00100101010010100100100100100110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Control FSM for $K = (C + D) * (C - D)$

Assume input X holds C in cycle 1, and D in cycle 2

	RF_{SEL}	RF_{LE}	ADR	A_{LE}	B_{LE}	F	
s_1	1	1	000	0	0	—	Load input C (from X) in R_0
s_2	1	1	001	0	0	—	Load input D (from X) in R_1
s_3	-	0	000	1	0	—	Load R_0 value in A
s_4	-	0	001	0	1	—	Load R_1 value in B
s_5							Put $C+D$ in R_0
s_6							Put $C-D$ in R_1
s_7	-	0	000	1	0	—	Load R_0 value in A
s_8	-	0	001	0	1	—	Load R_1 value in B
s_9	0	1	000	0	0	$A*B$	Put $(C+D)*(C-D)$ in R_0


00101010010101000011110100001100
 10001100100001111001101010010101
 11001010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 1001010010101001010101001010101



What About Conditionals?


FSM for Control component is no longer only a sequence and now requires an input!

Control FSM




Condition codes

overflow V
 $Y < 0$ N
 $Y = 0$ Z



*if $(A < B)$ then $Y = A + B$
else $Y = A * B$*

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Computing Factorial

```
Fact = 1;
while ( Num > 0 ) {
    Fact = Fact * Num;
    Num = Num - 1;
}
// assume Num is
// positive at start so
// we just check for
// Num == 0 to break
```

Note that

$Z=1$ if $Y==0$
where Y is the *end result* of a state's *current operation*



Computing Factorial

```
Fact = 1;
while ( Num > 0 ) {
    Fact = Fact * Num;
    Num = Num - 1;
}
```

R_0 corresponds to variable Num
 R_1 corresponds to variable Fact
 assumed to be 1 initially

cur in next
 state put state


outputs

CS	Z	NS	RF _{SEL}	RF _{LE}	ADR	A _{LE}	B _{LE}	F
s_1	*	s_2	-	0	000	1	0	-
s_2	1	s_{end}	-	0	-	0	0	A
s_2	0	s_3	-	0	-	0	0	A
s_3	*	s_4	-	0	001	0	1	-
s_4	*	s_5	0	1	001	0	0	A*B
s_5	*	s_1	0	1	000	0	0	A-1

next
 state
 based
 on Z

Load Num in A
 if Num==0 exit
 if Num > 0 continue
 Load Fact in B
 Fact = Fact * Num
 Num = Num - 1; goto s_1

00101010010101000011110100001100
 10001100100001111001101010010101
 11001010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010100101010010100101010010101



Computing Factorial

Note: This is a Moore Machine!

This is necessary in order to make F and Y stable.
(i.e., if F depends on Z, we get a cycle!)

cur in next
state put state


outputs

CS	Z	NS	RF _{SEL}	RF _{LE}	ADR	A _{LE}	B _{LE}	F
s ₁	*	s ₂	-	0	000	1	0	-
s ₂	1	s _{end}	-	0	-	0	0	A
s ₂	0	s ₃	-	0	-	0	0	A
s ₃	*	s ₄	-	0	001	0	1	-
s ₄	*	s ₅	0	1	001	0	0	A*B
s ₅	*	s ₁	0	1	000	0	0	A-1

next
state
based
on Z

Load Num in A
if Num==0 exit
if Num > 0 continue
Load Fact in B
Fact = Fact * Num
Num = Num - 1; goto s₁


00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
1001010010101001010101010010101



DISCS

In general, use Moore machines

- Remember, no cycles!
- Example: Put $\max(i,j)$ in **R2**, where **i** and **j** are stored in **R0** and **R1** initially.



cur in next
state put state

outputs

CS	N	NS	RF _{SEL}	RF _{LE}	ADR	A _{LE}	B _{LE}	F
s ₁	*	s ₂	-	0	000	1	0	-
s ₂	*	s ₃	-	0	001	0	1	-
s ₃	0	s ₄						
s ₃	1	s ₅						
s ₄	*	s _{end}	0	1	010	0	0	A
s ₅	*	s _{end}	0	1	010	0	0	B


next
state
based
on N

F
based
on state

Load i into A
Load j into B
if (A ≥ B) goto s4
if (A < B) goto s5
Put A into R2; exit
Put B into R2; exit

Sometimes, Mealy is OK

- Only if it has no cycles!
- Less steps/states, but possibly longer t_{clk}
- Example: Put $abs(i)$ in **R0**, where i is in **R0** initially; assume OK to clobber/overwrite regs.



cur in next
state put state

outputs

CS	N	NS	RF _{SEL}	RF _{LE}	ADR	A _{LE}	B _{LE}	F
S ₁	*	S ₂	-	0	000	1	1	-
S ₂	*	S ₃	0	1	001	0	0	A-B
S ₃	*	S ₄	-	0	001	1	0	-
S ₄	0	S _{end}						
S ₄	1	S _{end}						

Load i into A and B

Load zero into R1

Load zero into A

if $(-i \geq 0)$ put $-i$ in R0

if $(-i < 0)$ don't write

RF_{LE}
based
on N


Possibly diff.
output for same
state?

You have to compute
 $-i$ ($0-i$) regardless of N.
Why?

Observe...

- ▶ Same datapath could perform many different tasks (e.g., $K = (C + D) * (C - D)$, **Factorial**)
 - ▶ Achieved by manipulating the control FSM.
- ▶ Do we want to write control FSMs for each task we want the datapath to perform?
 - ▶ Only if you like pain (in the form of 1's and 0's).
- ▶ Do we have a choice? Yes and no.
 - ▶ No: We still have to write a control FSM.
 - ▶ Yes: We can write it in a MUCH better format.
 - ▶ Then let something else translate it for us.

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



Control FSMs Are Tedious and Boring!

- ▶ Register-Transfer Language (RTL) or machine language is an alternative to filling in 1's and 0's in FSM.

Destination Address \longleftarrow Source Value (say "gets")


$\langle \text{Address} \rangle$ denotes value at Address (say "contents of")

Example:

$$R_2 \longleftarrow \langle R_0 \rangle + \langle R_1 \rangle$$

R_2 gets contents of R_0 plus contents of R_1

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Which would you rather write?

$$K = (C + D) * (C - D)$$

	RF _{SEL}	RF _{LE}	ADR	A _{LE}	B _{LE}	F
S ₁	1	1	000	0	0	—
S ₂	1	1	001	0	0	—
S ₃	—	0	000	1	0	—
S ₄	—	0	001	0	1	—
S ₅	0	1	000	0	0	A+B
S ₆	0	1	001	0	0	A-B
S ₇	—	0	000	1	0	—
S ₈	—	0	001	0	1	—
S ₉	0	1	000	0	0	A*B

This looks awfully familiar...

R₀ ←

C

R₁ ←

D

A ←

<R₀>

B ←

<R₁>

R₀ ←

<A> +

R₁ ←

<A> -

A ←

<R₀>


B ←

<R₁>

R₀ ←

<A> *

0010101001010100011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

RTL or Machine Language Requirements

- ▶ Need abstract description of machine.
 - ▶ Set of registers: R_0, R_1, \dots
 - ▶ Set of operations: $+, *, \text{or } \dots$
 - ▶ Coded sequence of instructions:
 $R_1 \leftarrow \langle R_2 \rangle + \langle R_3 \rangle$
- ▶ Need precise understanding of how instructions change machine state.
 - ▶ RTL expressions that cannot be implemented in a single cycle will have to be broken down into expressions that can.
- ▶ Need to define instructions that affect control flow (conditionals).

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

More RTL Examples

Factorial(Num)

s1: $A \leftarrow \langle R0 \rangle$	// Load Num in A
s2: if ($\langle A \rangle == 0$) goto s_{end}	// if Num==0 exit
else goto s3	// else goto s3
s3: $B \leftarrow \langle R1 \rangle$	// Load Fact in B
s4: $R1 \leftarrow \langle A \rangle * \langle B \rangle$	// Fact = Fact * Num
s5: $R0 \leftarrow \langle A \rangle - 1$; goto s1	// Num=Num-1; goto s_1

Max(i,j)

s1: $A \leftarrow \langle R0 \rangle$	// Load i into A
s2: $B \leftarrow \langle R1 \rangle$	// Load j into B
s3: if ($(\langle A \rangle - \langle B \rangle) \geq 0$) goto s4	// if (i >= j) goto s4;
else goto s5	// else goto s5;
s4: $R2 \leftarrow \langle A \rangle$; goto s_{end}	// R2 gets i; exit
s5: $R2 \leftarrow \langle B \rangle$; goto s_{end}	// R2 gets j; exit

Note:
Higher-level
comments
are
still
useful.