


## DEPARTMENT OF INFORMATION SYSTEMS AND COMPUTER SCIENCE




# Timing of Synchronous Circuits


So Things are Ready When They are Ready

## What We Want to Build: Synchronous Circuits


- Circuits where combinational logic <u>paths</u> are broken by edge-triggered flip-flops
- FFs = Almost no transparency = Better control over input transitions



#### Pipelined Circuits










#### State Machines

- State is stored in FF's, Next State and Output is computed by Combinational Logic.
- Problem: Can't avoid glitches in complicated Combinational Logic (CL).
  - ► K-map trick only for SIC.
  - More than one input is changing: next state and incoming input!
- Solution: Break the feedback loop using edge-triggered FF's!
  - At clk edge, D gets copied to Q.
  - At any other time, glitches in D don't matter.
  - Result: No combinational feedback path.











### Pipelined Machines

- ► Goal: Do more computation in less time.
- Solution: Separate the computation into stages.
  - Like an assembly line different sets of data at different stages at the same time.
  - ► Use FF's so that values in a stage don't affect the next stage.
  - ▶ Data moves with the clock "synchronous".

Computing Pythagoras's formula:











#### Timing of Synchronous Circuits

Problem: Need to make sure that setup and hold times are met!

- 1. Data takes time to get from sending FF to receiving FF (Setup).
  - Input (D) of receiving FF must be valid and stable for t<sub>s</sub>.
  - Incoming valid data must not arrive too late.
- 2. FF takes time to <u>latch</u> the data (Hold).
  - Make sure D doesn't change until after t<sub>h.</sub>
  - New/invalid data must not arrive too early.











## Edge-Triggered Flip-Flop Timing

D must not change in this region










## Timing Parameters


- Setup time (t<sub>s</sub>)
  - Time before active clock edge at which input D must be valid and stable.
- Hold time (t<sub>h</sub>)
  - Time <u>after</u> clock edge until which D must remain valid and stable.
- ► Clk-to-Q prop. delay (t<sub>pdC-Q</sub>)
  - Time after Clk edge when new Q is guaranteed to be stable.
- ► Clk-to-Q cont. delay (t<sub>cdC-Q</sub>)
  - ▶ Time after Clk edge when Q may start changing.








## Example: Clocked Circuit Timing





$$\dagger_{13} = \dagger_{cdC-Q}$$

$$t_{13} = t_{cdC-Q}$$
  $t_{14} = t_{pdC-Q}$   $t_{35} = t_{cd-CL}$ 

$$\mathbf{\dagger}_{35} = \mathbf{\dagger}_{\text{cd-}CL}$$


$$\mathbf{t}_{46} = \mathbf{t}_{pd-CL}$$

#### Timing rules for flip-flop dictate:

$$t_{67} \geq t_s$$


$$t_{15}$$
 and  $t_{711} \ge t_h$ 







## Timing Rules




Clock period = 
$$t_{clk} = t_{17}$$

$$t_{67} \ge t_s$$
  $t_{17} = (t_{14} + t_{46} + t_{67}) \ge t_{pdC-Q} + t_{pd-CL} + t_s$ 
 $t_{clk} \ge t_{pdC-Q} + t_{pd-CL} + t_s$ 

#### Hold time constraint:


$$t_{15} \ge t_h \longrightarrow (t_{13} + t_{35}) \ge t_h \longrightarrow t_{cd C-Q} + t_{cd C.L.} \ge t_h$$







## Timing Rules



#### Minimum Clock Period

$$t_{clk} \ge t_{pdC-Q} + t_{pd-CL} + t_s$$

· Clock must be long enough to let new D settle by setup time!

#### Hold Time Constraint:

$$\dagger_{cd C-Q} + \dagger_{cd C.L.} \geq \dagger_{h}$$


- · New Q must not contaminate D before hold time
- · Usually (but not always),  $t_{cdCQ} \ge t_h$ , so it works even assuming  $t_{cdCL} = 0$ .








Another Example



Assume 
$$t_{cdC-Q}=2$$
,  $t_{pdC-Q}=3$ ,  $t_s=4$ ,  $t_h=1$ 


Consider worst-case ( $t_{pdCL}$ ) and best-case (i.e.,  $t_{cdCL}$ ) paths between any two sending and receiving pairs.







#### Another Example




Assume 
$$t_{cdC-Q}=2$$
,  $t_{pdC-Q}=3$ ,  $t_s=4$ ,  $t_h=1$   
 $t_{clk} \ge t_{pdC-Q1} + (t_{pdA} + t_{pdC}) + t_{s3} = 32$ 

$$t_h \le t_{cdC-Q1} + (t_{cdA} + t_{cdD}) = 5$$


Consider worst-case ( $t_{pdCL}$ ) and best-case (i.e.,  $t_{cdCL}$ ) paths between any two sending and receiving pairs.







#### Yet Another Example




Assume 
$$t_{cdC-Q}=1$$
,  $t_{pdC-Q}=2$ ,  $t_s=3$ ,  $t_h=1$  for FF 1,3,6  $t_{cdC-Q}=3$ ,  $t_{pdC-Q}=4$ ,  $t_s=4$ ,  $t_h=3$  for FF 2,4,5

$$t_{clk} \geq ?$$


$$t_h \leq ?$$







#### Clock Period




Assume 
$$t_{cdC-Q}=1$$
,  $t_{pdC-Q}=2$ ,  $t_s=3$ ,  $t_h=1$  for FF 1,3,6  $t_{cdC-Q}=3$ ,  $t_{pdC-Q}=4$ ,  $t_s=4$ ,  $t_h=3$  for FF 2,4,5  $t_{clk} \ge t_{pdC-Q4} + t_{pdF} + t_{pdH} + t_{s5} = 4$   $t_{clk} = 4$ 

Many paths with total  $t_{pdCL} = 30$ , but don't forget  $t_{pdC-Q}$  (start FF) and  $t_s$  (end FF)!



#### Maximum Clock Frequency



Assume  $t_{cdC-Q}=1$ ,  $t_{pdC-Q}=2$ ,  $t_s=3$ ,  $t_h=1$  for FF 1,3,6  $t_{cdC-Q}=3$ ,  $t_{pdC-Q}=4$ ,  $t_s=4$ ,  $t_h=3$  for FF 2,4,5

#### Min Clock Period



#### Max Clock Frequency


Suppose time unit is 1 nanosecond (ns)

$$t_{clk} \ge 38 \text{ ns}$$
  
 $f \le 1 \text{ cycle } / 38 \text{ns}$ 












#### Hold Times



Assume  $t_{cdC-Q}=1$ ,  $t_{pdC-Q}=2$ ,  $t_s=3$ ,  $t_h=1$  for FF 1,3,6


 $t_{cdC-Q}^{\dagger} = 3$ ,  $t_{pdC-Q}^{\dagger} = 4$ ,  $t_{s}^{\dagger} = 4$ ,  $t_{h}^{\dagger} = 3$  for FF 2,4,5  $t_{h}^{\dagger} = 4$  for FF 2,4,5  $t_{h}^{\dagger} = 4$ 

$$t_{h3} \le t_{cdC-Q1} + t_{cdA} + t_{cdC} = 5$$

$$t_{h4} \le t_{cdC-Q1} + t_{cdA} = 2$$

$$t_{h5} \le t_{cdC-Q3} + t_{cdE} + t_{cdH} = 5$$

$$t_{h6} \le t_{cdC-Q3} + t_{cdE} + t_{cdH} = 5$$






these

must

all


be

true





#### **Hold Times**



Assume 
$$t_{cdC-Q}=1$$
,  $t_{pdC-Q}=2$ ,  $t_s=3$ ,  $t_h=1$  for FF 1,3,6  
 $t_{cdC-Q}=3$ ,  $t_{pdC-Q}=4$ ,  $t_s=4$ ,  $t_h=3$  for FF 2,4,5  
se  $t_{h3} \le t_{cdC-Q1} + t_{cdA} + t_{cdC} = 5$ 

these must all be true


$$t_{h4} \le t_{cdC-Q1} + t_{cdA} = 2$$

$$t_{h5} \leq t_{cdC-Q3} + t_{cdE} + t_{cdH} = 5$$


$$t_{h6} \le t_{cdC-Q3} + t_{cdE} + t_{cdH} = 5$$



#### How do we fix it?











#### Clock Skew




Skew affects clock period and hold time constraints!










#### Assume:

$$t_{cdCL} = 2$$
 $t_{pdCL} = 4$ 
 $t_{cdskew} = 1$ 
 $t_{pdskew} = 2$ 
and
 $t_{cdCQ} = 2$ 
 $t_{pdCQ} = 3$ 
 $t_{s} = 1$ 
 $t_{h} = ??$ 
for all
FF's.

How do you solve this??







## Blackboxing Technique

- Blackboxing:
  - "Hide" a delay element inside a "blackbox".
  - ►Treat the blackbox as a FF with new "equivalent" timing parameters, as seen from outside.
- ▶ 3 cases:

FF with delayed output

CIkeq to today today

today today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today

today


today

today


today

to


FF with delayed input



FF with clock skew











## Delayed Output






## Delayed Input





#### Clock Skew







#### FF with delayed output

#### FF with delayed input

#### FF with clock skew





$$t_{cdCQ-eq} = t_{cdCQ} + t_{cdout}$$

$$t_{pdCQ-eq} = t_{pdCQ} + t_{pdout}$$

$$t_{s-eq} = t_{s}$$

$$t_{h-eq} = t_{h}$$

$$t_{cdCQ-eq} = t_{cdCQ}$$

$$t_{pdCQ-eq} = t_{pdCQ}$$

$$t_{s-eq} = t_s + t_{pdin}$$

$$t_{h-eq} = t_h - t_{cdin}$$

$$t_{cdCQ-eq} = t_{cdCQ} + t_{cdskew}$$

$$t_{pdCQ-eq} = t_{pdCQ} + t_{pdskew}$$

$$t_{s-eq} = t_s - t_{cdskew}$$


$$t_{h-eq} = t_h + t_{pdskew}$$

Note: Contamination delay reduces  $t_{s-eq}$  (in clock skew case) and  $t_{h-eq}$  (in delayed input)


- · Gives us more "slack" time.
- · But it is still offset by the other penalties, limiting its usefulness.

#### Assume:

$$t_{cdCL} = 2$$
 $t_{pdCL} = 4$ 
 $t_{cdskew} = 1$ 
 $t_{pdskew} = 2$ 
and
 $t_{cdCQ} = 2$ 
 $t_{pdCQ} = 3$ 
 $t_{s} = 1$ 
 $t_{h} = ??$ 
for all




FF's.





#### Assume:

$$t_{cdCL} = 2$$
 $t_{pdCL} = 4$ 
 $t_{cdskew} = 1$ 
 $t_{pdskew} = 2$ 
and
 $t_{cdCQ} = 2$ 
 $t_{pdCQ} = 3$ 
 $t_{s} = 1$ 
 $t_{h} = ??$ 
for all



 $t_{cdCQ-eq2} = t_{cdCQ} + t_{cdskew} = 3,$   $t_{s-eq2} = t_s - t_{cdskew} = 0,$ 

Equiv. timing params

FF's.

$$t_{cdCQ-eq3} = t_{cdCQ} + 2t_{cdskew} = 4,$$
 $t_{s-eq3} = t_s - 2t_{cdskew} = -1,$ 


$$t_{pdCQ-eq2} = t_{pdCQ} + t_{pdskew} = 5$$

$$t_{h-eq2} = t_h + t_{pdskew} = t_h + 2$$

$$t_{pdCQ-eq3} = t_{pdCQ} + 2t_{pdskew} = 7$$

$$t_{h-eq3} = t_h + 2t_{pdskew} = t_h + 4$$








#### Assume:

$$t_{cdCL} = 2$$
 $t_{pdCL} = 4$ 
 $t_{cdskew} = 1$ 
 $t_{pdskew} = 2$ 
and
 $t_{cdCQ} = 2$ 
 $t_{pdCQ} = 3$ 
 $t_{s} = 1$ 
 $t_{h} = ??$ 
for all



FF's.  $t_{cdCQ-eq2} = 3$ ,

 $t_{s-eq2} = 0$ ,

 $t_{cdCQ-eq3} = 4,$   $t_{s-eq3} = -1,$ 

 $t_{pdCQ-eq2} = 5$   $t_{h-eq2} = t_h + 2$ 

 $t_{pdCQ-eq3} = 7$   $t_{h-eq3} = t_h + 4$ 

**Constraints** 

$$t_{clk} \geq \max(t_{pdCQ} + t_{pdCL} + t_{s-eq2}, t_{pdCQeq2} + t_{pdCL} + t_{s-eq3})$$


$$t_{heq2} \leftarrow t_{cdCQ} + t_{cdCL}$$
 $t_{heq3} \leftarrow t_{cdCQ-eq2} + t_{cdCL}$ 



Equiv.

timing


params





#### Assume:

$$t_{cdCL} = 2$$
 $t_{pdCL} = 4$ 
 $t_{cdskew} = 1$ 
 $t_{pdskew} = 2$ 
and
 $t_{cdCQ} = 2$ 
 $t_{pdCQ} = 3$ 
 $t_{s} = 1$ 
 $t_{h} = ??$ 
for all



FF's.  $t_{cdCQ-eq2} = 3,$ 

 $t_{s-eq2} = 0$ ,

 $t_{cdCQ-eq3} = 4,$   $t_{s-eq3} = -1,$ 

 $t_{pdCQ-eq2} = 5$ 

 $t_{h-eq2} = t_h + 2$ 

 $t_{pdCQ-eq3} = 7$ 

 $t_{h-eq3} = t_h + 4$ 

#### **Constraints**

$$t_{c/k} >= max(3 + 4 + 0,$$
 $5 + 4 + -1)$ 

$$t_h + 2 <= 2 + 2$$


$$t_h + 4 <= 3 + 2$$



Equiv.

timing


params





#### Assume:

$$t_{cdCL} = 2$$
 $t_{pdCL} = 4$ 
 $t_{cdskew} = 1$ 
 $t_{pdskew} = 2$ 
and
 $t_{cdCQ} = 2$ 
 $t_{pdCQ} = 3$ 
 $t_{s} = 1$ 
 $t_{h} = ??$ 
for all



FF's.  $t_{cdCQ-eq2} = 3$ ,

 $t_{s-eq2} = 0$ 

 $t_{cdCQ-eq3} = 4$ ,  $t_{s-ea3} = -1$ ,

 $t_{pdCQ-eq2} = 5$ 


 $t_{h-eq2} = t_h + 2$ 

 $t_{pdCQ-eq3} = 7$ 

 $t_{h-eq3} = t_h + 4$ 

#### **Constraints**

$$t_{c/k} >= max(7, 8) = 8$$






Equiv.

timing

params





## What About Asynchronous Inputs?

Does input satisfy setup and hold time Input D Q CLK

If not, we can still get metastability!

- Need to sample asynchronous inputs (e.g., keyboard, Serial Port, etc.) reliably.
  - ► Usually, feed asynchronous input through a FF with a VERY sharp VTC slope to minimize metastability.
  - Or, sample inputs at a slower speed (relative to the actual input device's sampling rate, or perhaps in time with synchronous inputs by using separate registers) to shrink fraction of sampling window.
    - Translation: Input (or a snapshot of it) is fed once in a while, usually in time with CLK, not every time it changes. Video gamers of the past have experienced the drawback of this.



