


DEPARTMENT OF INFORMATION SYSTEMS AND COMPUTER SCIENCE





Datapaths


Because Having Infinite Hardware is (Currently) Impossible

Computer = Programmable Finite State Machine

Given an expression:

$$K = (C + D) * (C - D)$$


Can build a circuit for that expression:



Circuit size proportional to size of expression; And this time, it's not just addition involved, so the sequential adder from last time can't be used.








Abstraction: Control/Datapath




Compute the expression using a sequence of commands to a single function unit called the datapath.



We still want some kind of sequence + loop so that the size of the datapath (might be) constant no matter what expression should be computed!







Arithmetic/Logic Unit (ALU)

Purely combinational logic, definitely not a ROM.




Condition codes n (aka "flags")

V: overflow

N: Y < 0

Z: y = 0




F	y
000	A + B
001	A - B
010	A - 1
011	A and B
100	A or B
<i>101</i>	A * B
110	A

Note: this is NOT

the same as the ALU


in lab!








Register w/ Enable




- ▶ Only samples input on clock edge when LE = 1.
- ► LE input = EN input (remember our counter FSM?)
- ▶ Usually implemented by adding a mux as shown above.
 - Can also be done by ANDing CLK, but harder to analyze because of the added clock skew/delay.
- D and LE must obey (equivalent) setup time constraints.
 - Delayed input! (remember blackboxing FFs?)








Our First Datapath




How can we compute K = (C + D) * D?









Assume Inputs appear at X_1 , X_2 in first clock cycle alone













Step 1: Load C and D into A and B by using A_{LE} and B_{LE}











Step 2: Add contents of A and B and put into A











Step 3: Multiply contents of A and B and put into A












After clock edge at end of Step 3: A now holds (C+D)*D



















Storage Requirements

- How does Java deal with expressions like these?
 - ▶One operation at a time.
 - Needs temporary storage!
- Closer look at expression:

$$K = (C + D) * (C - D)$$
 $T1$
 $T2$


- ▶ Need to store C, D, T1, T2 and possibly K.
 - Maybe not at the same time, but we need to make sure that data we may need later is not lost or overwritten ("clobbered registers").
- ► Need more than two registers!








Register File (RF)











Our Second Datapath










Assume input X holds C in cycle 1, and D in cycle 2

	RF _{SEL}	RF _{LE}	ADR	A _{LE}	B _{LE}	F
S ₁	1	1	000	0	0	_
S ₂	1	1	001	0	0	_
S ₂ S ₃	-	0	000	1	0	_
S ₄	-	0	001	0	1	_
S ₅						
S ₆						
S ₇	-	0	000	1	0	_
S ₈ S ₉	-	0	001	0	1	_
S ₉	0	1	000	0	0	A*B

Load input C (from X) in R_0 Load input D (from X) in R_1 Load R_0 value in ALoad R_1 value in BPut C+D in R_0 Put C-D in R_1 Load R_0 value in ALoad R_1 value in BPut $(C+D)^*(C-D)$ in R_0







What About Conditionals?


FSM for Control component is no longer only a sequence and now requires an input!

Condition codes


overflow V

Y < 0 N

Y = 0 Z




Control FSM



if
$$(A < B)$$
 then $Y = A + B$
else $Y = A * B$








Computing Factorial

```
Fact = 1;
while (Num > 0) {
Fact = Fact * Num;
                                                Load Num in A
                                             Z=0,1
      Num = Num - 1:
                                           S<sub>2</sub>
                                               Pass A through to Y
// assume Num is
// positive at start so
// we just check for
// Num == 0 to break
                                   Z=1
                                                Z=0
                                 (S<sub>end</sub>
                                                     Load Fact in B
  Note that
                                                  Z=0,1
  Z=1 if Y==0
                             Z=0,1
                                                      Fact = Fact * Num
  where Y is the end
                                                  Z=0,1
  result of a state's
  current operation
                                                      Num = Num - 1
```







Computing Factorial

```
Fact = 1;
while ( Num > 0 ) {
    Fact = Fact * Num;
    Num = Num - 1;
```

 R_0 corresponds to variable Num R_1 corresponds to variable Fact assumed to be 1 initially

cur in next state put state outputs

	63		142	Kr _{SEL}	Krle	AUR	ALE	D _{LE}	Г
	S ₁	*	S ₂	-	0	000	1	0	_
next state	S ₂	1	Send	-	0	_	0	0	A
based on Z	S ₂	0	S ₃	-	0	_	0	0	A
On Z	S ₃	*	S ₄	-	0	001	0	1	_
	S ₄	*	S ₅	0	1	001	0	0	A*l
,	C	*	C	0	1	000	0	0	A-1

Load Num in A

if Num==0 exit


if Num > 0 continue

Load Fact in B

Fact = Fact * Num

Num = Num - 1; goto s₁







Computing Factorial

Note: This is a Moore Machine!

This is necessary in order to make F and Y stable. (i.e., if F depends on Z, we get a cycle!)

cur in next state

outputs

				SEL SEL	" LE		, ,TE	LE	·
	S ₁	*	S ₂		-0	000	1	- 0	
next state	S ₂	1	Send	-	0	_	0	0	A
based \	S ₂	0	S ₃	-	0	_	0	0	A
on Z	S ₃	*	S ₄	-	-0	001	Θ	-1	_
	S ₄	*	S ₅	0	1	001	0	0	A*B
		*			1	000	\cap		A 1

Load Num in A

if Num == 0 exit


if Num > 0 continue

Load Fact in B

Fact = Fact * Num

Num = Num - 1; $goto s_1$







In general, use Moore machines

- Remember, no cycles!
- Example: Put max(i,j) in R2, where i and j are stored in R0 and R1 initially.


							V,N,Z	• •	RF _{SEL}	ĵ
Cl	ır	in	next	ı				F		
st	ate	put	state		out	puts				input
	CS	N	NS	RF _{SEL}	RF _{LE}	ADR	A _{LE}	B _{LE}	F	
	S ₁	*	S ₂	-	0	000	1	0	_	Loc
next	S ₂	*	S ₃	-	0	001	0	1	_	Lo
state based	S ₃	0	S ₄							if
on N	S ₃	1	S ₅							if
F (S ₄	*	S end	0	1	010	0	0	Α	Pu
based	S ₅	*	S end	0	1	010	0	0	В	Pu
on state										_

A_{LE} B_{LE} Control **ADR** Q **FSM** ALU RF V,N,Z Clk **RF**_{LE}

> Load i into A Load j into B if (A>=B) goto s4 if (A<B) goto s5 Put A into R2; exit Put B into R2; exit

Sometimes, Mealy is OK

- Only if it has no cycles!
- Less steps/states, but possibly longer t_{clk}
- **Example:** Put abs(i) in R0, where i is in R0 initially; assume OK to clobber/overwrite regs.



CL	ır	in	next					ı	
st	ate	put	state	•	ou	tputs			
					RF _{LE}	ADR	A LE	B _{LE}	F
	S ₁	*	S ₂	-	0	000	1	1	_
	S ₂	*	S ₃	0	1	001	0	0	A-B
	S ₃	*	S ₄	-	Q	001	1	0	_
	S ₄	0	Send						
	S ₄	1	Send						

state?

input X

Load i into A and B Load zero into R1 Load zero into A

if $(-i \ge 0)$ put -i in R0 if (-i<0) don't write

Possibly diff. You have to compute -i (0-i) regardless of N. output for same Why?

RF_{LE} based on N

Observe...

- ► Same datapath could perform many different tasks (e.g., K = (C + D) * (C D), Factorial)
 - Achieved by manipulating the control FSM.
- Do we want to write control FSMs for each task we want the datapath to perform?
 - ▶Only if you like pain (in the form of 1's and 0's).
- ▶ Do we have a choice? Yes and no.
 - No: We still have to write a control FSM.
 - ▶Yes: We can write it in a MUCH better format.
 - Then let something else translate it for us.



Control FSMs Are Tedious and Boring!

Register-Transfer Language (RTL) or machine language is an alternative to filling in 1's and 0's in FSM.

Destination Address — Source Value (say "gets")


< Address> denotes value at Address (say "contents of")

Example:

$$R_2 \leftarrow \langle R_0 \rangle + \langle R_1 \rangle$$

 R_2 gets contents of R_0 plus contents of R_1








Which would you rather write?

$$K = (C + D) * (C - D)$$

	RF _{SEL}	RF _{LE}	ADR	A _{LE}	B _{LE}	F
S ₁	1	1	000	0	0	
S ₂	1	1	001	0	0	_
S ₃	-	0	000	1	0	_
S ₄	-	0	001	0	1	_
S ₅	0	1	000	0	0	A+B
S ₆	0	1	001	0	0	A-B
S ₇	-	0	000	1	0	_
S ₈	-	0	001	0	1	
S ₉	0	1	000	0	0	A*B

_
This looks
< awfully familian
familiar
R ₀ C
$R_1 \leftarrow D$
$A \leftarrow \langle R_0 \rangle$
$B \leftarrow \langle R_1 \rangle$
$R_0 \leftarrow \langle A \rangle + \langle B \rangle$
$R_1 \leftarrow \langle A \rangle - \langle B \rangle$
$A \leftarrow \langle R_0 \rangle$
$B \leftarrow \langle R_1 \rangle$
$R_0 \leftarrow \langle A \rangle * \langle B \rangle$








RTL or Machine Language Requirements

- Need abstract description of machine.
 - ► Set of registers: R₀, R₁, ...
 - ▶ Set of operations: +, *, or ...
 - ► Coded sequence of instructions: $R_1 \leftarrow \langle R_2 \rangle + \langle R_3 \rangle$
- Need precise understanding of how instructions change machine state.
 - ▶RTL expressions that cannot be implemented in a single cycle will have to be broken down into expressions that can.
- Need to define instructions that affect control flow (conditionals).





More RTL Examples

Factorial(Num)

```
s1: A \leftarrow \langle RO \rangle

s2: if (\langle A \rangle ==0) goto s_{end}

else goto s3

s3: B \leftarrow \langle R1 \rangle

s4: R1 \leftarrow \langle A \rangle * \langle B \rangle

s5: R0 \leftarrow \langle A \rangle -1; goto s1
```

```
// Load Num in A
// if Num==0 exit
// else goto s3
// Load Fact in B
// Fact = Fact * Num
// Num=Num-1; goto s1
```

Max(i,j)

```
s1: A \leftarrow \langle RO \rangle // Load i into A

s2: B \leftarrow \langle R1 \rangle // Load j into B

s3: if ((\langle A \rangle - \langle B \rangle) \rangle = 0 goto s4 // if (i \rangle = j) goto s4;

else goto s5 // else goto s5;

s4: R2 \leftarrow \langle A \rangle; goto s_{end} // R2 gets i; exit

s5: R2 \leftarrow \langle B \rangle; goto s_{end} // R2 gets j; exit
```

Note:
Higherlevel
comments
are
still
useful.