



DEPARTMENT OF INFORMATION SYSTEMS AND COMPUTER SCIENCE



```
0010111010100011101011110010011101010101001000101
11010101110101010000101010101001010101010101010
10100101001001001010101010101010101010101010101010
111000011110101100000001110101010101010000010101
111010101110010100010010111010100010100100111010
101010010100100100100001010101010101010101010010111
001010100101010010101000000101010100111101000011001
1000110010000111100110101011000100110101010000101010
1100101010101000010011001010100010010101010101010
10100101001001001010101010101010101010101010101010
111000011110101100000001110101010101010000010101
0010010101001010010010100100010101010101001010010
1001010010000101010010010101001010010101010010010
1001010010101001010010101001010010101001001001001
100101010101001010101010100101010101010010101010
```

										01
										02
										03
										04
										05
A	B	C	D	E	F	G	H			

Fixing the Pipelined Beta

While Still Making it Backwards-
Compatible

Pipelining the Beta Needs Some More Work

- ▶ Program must be edited or smart-compiled for each target platform!
 - ▶ Need to distinguish between unpipelined and pipelined code:
 - ▶ Correct unpipelined code may not be correct if run as-is on a pipelined machine.
 - ▶ Correct pipelined code may not be correct if run as-is on an unpipelined machine.

*original / correct
unpipelined code*

*DIVC(r2,2,r4)
ADD(r1, r2, r3)
CMPLEC(r3, 5, r0)
MUL(r4, r2, r3)
SUB(r1, r2, r4)*




*DIVC(r2,2,r4)
ADD(r1, r2, r3)
NOP()
NOP()
CMPLEC(r3, 5, r0)
MUL(r4, r2, r3)
SUB(r1, r2, r4)*

correct pipelined code



*DIVC(r2,2,r4)
ADD(r1, r2, r3)
SUB(r1, r2, r4)
MUL(r4, r2, r3)
CMPLEC(r3, 5, r0)*


00101010010101000011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




Reading Memory: Load Timing

- ▶ **Fact:** Processors are (and will continue to be) faster relative to memories!
 - ▶ Do we just lengthen the cycle time?
 - ▶ Alternative: Longer pipelines
- ▶ Longer pipelines by:
 - ▶ Add “Memory Wait” stages between start of read operation and return of data.
 - ▶ Build pipelined memories, so that multiple memory transactions can be in progress at once.
 - ▶ Similar to the split-stage involving 2 different dryers in the laundromat. (Insert explanation/review here!)
- ▶ Memory read access time for:
 - ▶ 4-Stage pipeline: 1 clock
 - ▶ 5-Stage pipeline: 2 clocks

00101010010101000011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



5-Stage β Pipeline




- Omits some detail
- No bypass or interlock logic

Delay Slots: “Rules”

- ▶ For Write-Back Delays (Data Dependencies)
 - ▶ For 4-stage pipeline: 2 write-back delay slot(s)
 - ▶ In general: Put reading instruction in RF stage in the same cycle that correct values of regs become available, then fill resulting delay slots with NOPs or non-dependent instructions.
 - ▶ # delay slots = # of lines between the RF stage (or where the registers are read) and the “ghost” stage after WB (or where updated register value/s is/are finally available).
- ▶ For Branch Delays
 - ▶ For 4-stage pipeline: 1 branch delay slot(s)
(for standard BEQ, BNE, and JMP only)
 - ▶ In general: Add delay slots (filled with NOPs or non-dependent instructions) up to and including cycle where correct *target PC* is decided.
 - ▶ # of delay slots = # of lines before RF stage (or where the destination can be decided).
 - ▶ Remember to take note of write-back delay for return address in branches!

```
00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010101010101010010101
```




DISCS

Problems w/ Software Solutions

- ▶ We now need special compilers unless you want to continue editing the code manually.
- ▶ Software becomes hardware-specific.
 - ▶ A version will run for a particular pipeline.
 - ▶ What if our target system adds more stages?
 - ▶ What if our client is cheap and can't pipeline?
 - ▶ Need to compile different versions!
 - ▶ No backward/upward software compatibility!
- ▶ Software solutions have performance limitations.
 - ▶ It is not always possible to reorder code to remove NOPs.
 - ▶ Is there a better way?
 - ▶ What else can be changed?
 - ▶ What do you think got us into this mess in the first place?

```
00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
00100101010010100100100100100110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101
```



Hardware Solutions

- ▶ Stalling

- ▶ Make instructions *wait* in RF stage until correct values become available.


- ▶ Annulment

- ▶ On a *successful* branch, “cancel” the pre-fetched instruction.
 - ▶ Otherwise, just let it run since it should run anyway.

- ▶ Bypass paths

- ▶ Get the desired data from some other stage of the pipeline without waiting for WB.

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
1001010010010010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101




DISCS

Hardware Solution 1: Stalling

Detect problem and "stall" the pipeline!


- Freeze IF, RF stages for 2 cycles and insert NOPs into IR^{ALU} for 2 cycles.

ADD(r1, r2, r3)
CMPLEQ(r3, 5, r0)
MUL(r1, r2, r4)




Note: Code stays the same!

00101010010101000011110100001100
 10001100100001111001101010010101
 11001010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 0010010101001010010010010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 1001010010101001010101010010101




4-Stage β Pipeline w/Stalling



Stalling: Pros and Cons

- ▶ **Performance is still limited.**
 - ▶ Running time is the same as if we added NOPs.
 - ▶ Note: we can still save cycles by reordering code like before.
- ▶ **But we get better software compatibility.**
 - ▶ Unpipelined code will run without modifications.
 - ▶ Don't need write-back delay slots anymore.
 - ▶ Note: still can't handle branches.
- ▶ **Stall is used when other techniques don't work.**
 - ▶ e.g., bypassing loads / LDs (shown later)


```
00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101
```



Stalling: Control Logic

- ▶ StallRF is determined by looking at contents of IR_{RF} , IR_{ALU} , and IR_{WB} instruction words.
 - ▶ Check for dependencies between ra, rb, and rc.
- ▶ Example: some conditions that make StallRF 1
 - ▶ $((IR_{RF}.ra == IR_{ALU}.rc) \parallel (IR_{RF}.ra == IR_{WB}.rc))$
 - ▶ Instruction in RF is reading ra from data being written by instruction in ALU or WB.
 - ▶ $((IR_{RF}.opcode \neq OPC) \&\& (IR_{RF}.rb == IR_{ALU}.rc) \parallel (IR_{RF}.rb == IR_{WB}.rc))$
 - ▶ Similar check for rb, but only if instruction in RF needs it since rb is meaningless if 2nd arg is a constant.
- ▶ Note: no stall if register involved is R31 since its value is always zero.

00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
100101010101001010101010010101



H/W Solution # 2:

Branch Delay Slot Annulment


- **Problem:** One (or more) instructions after branch are fetched and run.
- **Software solutions:** Insert NOPs, Reorder code
- **Hardware solution:** “Annul” the XOR

	i	i + 1	i + 2	i + 3	i + 4	i + 5	i + 6
IF	<i>CMP</i>	<i>ADD</i>	<i>SUB</i>	<i>BNE</i>	<i>XOR</i>	<i>CMP</i>	
RF		<i>CMP</i>	<i>ADD</i>	<i>SUB</i>	<i>BNE</i>	<i>XOR</i>	<i>CMP</i>
ALU			<i>CMP</i>	<i>ADD</i>	<i>SUB</i>	<i>BNE</i>	<i>XOR</i>
WB				<i>CMP</i>	<i>ADD</i>	<i>SUB</i>	<i>BNE</i>
PC _{IF}	0x100	0x104	0x108	0x10C	0x110	0x100	
Z					0		
PCSEL					1		

```

00101010010101000011110100001100
10001100100001111001101010010101
110010101010101000010011001010100
100101001001001010101010101010101
11100001111010110000000111101001
0010010101001010010010100100110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010101010101010101
10010100101010010101010101010101

```




Annulment in Action

LOOP: CMPLEC(r3, 100, r0)
ADD(r1, r2, r3)
SUB(r1, r2, r4)
BNE(r0, LOOP)
XOR(r31, r31, r3)

- Cancel XOR, then insert NOPs automatically.
- Code is the same as unpipelined code!


	i	i + 1	i + 2	i + 3	i + 4	i + 5	i + 6
IF	<i>CMP</i>	<i>ADD</i>	<i>SUB</i>	<i>BNE</i>	<i>XOR</i>	<i>CMP</i>	
RF		<i>CMP</i>	<i>ADD</i>	<i>SUB</i>	<i>BNE</i>	<i>NOP</i>	<i>CMP</i>
ALU			<i>CMP</i>	<i>ADD</i>	<i>SUB</i>	<i>BNE</i>	<i>NOP</i>
WB				<i>CMP</i>	<i>ADD</i>	<i>SUB</i>	<i>BNE</i>
PC _{IF}	<i>0x100</i>	<i>0x104</i>	<i>0x108</i>	<i>0x10C</i>	<i>0x110</i>	<i>0x100</i>	
Z					0		
PCSEL					1		

00101010010101000011110100001100
 10001100100001111001101010010101
 110010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 00100101010010100100100100100110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010100101010010100101010010101



DISCS

Annulment




$AnnulIF = 1$ if branch is taken, i.e., $PCSEL == 1$

or if a **JMP** instruction is used, i.e., $PCSEL == 2$.

Note: a 3-way mux is used here - $AnnulIF = 2$ to annul fault/trap operations (the ones that use the XP register) if so desired.

Alternatively, $AnnulIF$ can just match $PCSEL$.

0010101001010100011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Annulment

- ▶ Slight performance improvement?
 - ▶ Performance is better than putting a NOP if the branch is *not taken* since XOR can proceed.
 - ▶ On the other hand, *we lose the chance to put useful instructions* in the delay slots through reordering.
- ▶ Software compatibility
 - ▶ No need to add NOPs after branches
- ▶ When used with stalling, the system can now run unpipelined code without any modifications.
- ▶ What else can we do to improve performance?
 - ▶ “branch prediction”: Predicting whether the branch will be taken or not depending on past behavior of a branch instruction.

```
00101010010101000011110100001100
10001100100001111001101010010101
110010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101
```



DISCS

H/W Solution #3: Bypass Paths


- ▶ **Write-back Delay Problem**

- ▶ Desired value is not written to Reg File until after WB stage.
- ▶ However, even though value is not yet in Reg File, it is most likely already available somewhere else before it is actually written.

- ▶ **Bypass Paths**

- ▶ Idea: Use the value directly, without passing through Reg file.
- ▶ “Bypass” the Reg file.
 - ▶ aka “forwarding”

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

Bypass Paths Example

- Without bypassing, CMPLEC and MUL get stale value of R3.
- Bypassing allows us to get the new value directly from other stages!

I suppose R1=3, R2=4

ADD(r1, r2, r3)


CMPLEC(r3, 5, r0)

MUL(r3, r1, r0)


CMP reads r3

MUL reads r3

ADD writes r3




00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010010100101010010101




DISCS

Bypass Paths (ALU-RF)




- ▶ Select bypass for A if:
 - ▶ $\text{OPCODE}^{\text{RF}} == \text{OP, OPC, ... \&\&}$
 - ▶ $\text{OPCODE}^{\text{ALU}} == \text{OP, OPC, ... \&\&}$
 - ▶ $\text{ra}^{\text{RF}} == \text{rc}^{\text{ALU}}$
- ▶ (Similar path for BSEL mux input if applicable)

00101010010101000011110100001100
 10001100100001111001101010010101
 110010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010101010101010101010101010101




DISCS

Bypass Paths (WB-RF)



- Select bypass for B if:
 - $\text{OPCODE}^{\text{RF}} == \text{OP} \ \&\&$
 - $\text{WERF} == 1 \ \&\&$
 - $\text{rb}^{\text{RF}} == \text{WA}$
- (Similar path for ASEL mux input if applicable)

00101010010101000011110100001100
 10001100100001111001101010010101
 110010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010100101010010100101010010101



Loads


- Consider the sequence:

LD(r1, 0, r4)


ADD(r1, r4, r5)

XOR(r3, r4, r6)

Will our previous
bypass paths fix both
r4 read problems?



00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
1001010010101001010101010010101



DISCS

Loads


► Consider the sequence:

LD(r1, 0, r4)


ADD(r1, r4, r5)

XOR(r3, r4, r6)

Bypass will not help ADD, since new R4 not available anywhere yet! We have no choice but to stall.



00101010010101000011110100001100
 10001100100001111001101010010101
 11001010101010100001001100101010100
 100101001001001010101010101010101
 11100001111010110000000111101001
 001001010100101001001010010010110
 10010100100001010100100101001010
 10010100101010010100101010010101
 10010100101010010100101010010101




DISCS

Bypass Paths: Summary

- ▶ Idea: *We can't get the data from the RF yet, but we can get it somewhere else.*
 - ▶ Also known as “data forwarding”
- ▶ But this will only work if data is available somewhere.
- ▶ Otherwise, we still need to stall or insert NOPs or other instructions.
 - ▶ The earlier LD problem should stall or have delay slots.
 - ▶ Full bypassing will include a bypass path from data memory.
- ▶ Performance is improved.
 - ▶ In the 4- and 5- stage pipeline with standard Beta instructions, we can now run consecutive ALU instructions even if they have dependencies.
 - ▶ Closer to 1.0 CPI.
 - ▶ Stalling and annulment actually increase average CPI if you look at them closely.


00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010101010101010101010101010101



DISCS

5-Stage β Pipeline

(with “full bypassing” and annulment)



Exercise

► Consider the sequence:

```
loop: LD(r1, 0, r4)
      ADD(r1, r4, r5)
      XOR(r3, r4, r6)
      BEQ(r5, loop, r31)
      MULC(r7, 2, r8)
```

Insert NOPs, or rearrange code as necessary to make it run correctly on a 4-stage Beta pipeline assuming:

- 1) No stalling, No bypassing, No annulment
- 2) No stalling, Full bypassing, Annulment
- 3) Full stalling, Full bypassing, No Annulment

Optimize running time, but be sure it works correctly.

00101010010101000011110100001100
10001100100001111001101010010101
11001010101010100001001100101010100
100101001001001010101010101010101
11100001111010110000000111101001
001001010100101001001010010010110
10010100100001010100100101001010
10010100101010010100101010010101
10010100101010101010101010010101

