



DEPARTMENT OF INFORMATION SYSTEMS AND COMPUTER SCIENCE



Pipelining the Beta

Speed at what Cost?









- MIPS: Millions of Instructions Per Second
 - Common measure of performance:

- Clocks Per Instruction (CPI)
 - Measure of throughput.
 - CPI = Number of clock cycles / Number of instructions finished in that time
- ► Frequency: 1/t_{clk-min}













Longest delay here is: PC -> Imem -> Iword -> RA1,RA2 -> RegFile -> RD1, RD2 -> ALU -> EA -> DMem -> Dword -> RegFileWD




- ▶ How can we increase MIPS?
 - Decrease CPI
 - Instruction set simplicity reduces CPI to 1.0!
 - CISC machines take several cycles per instruction, unlike RISC Beta.
 - CPI below 1.0 is possible with multiple instruction issue machines.
 - Increase Frequency
 - Frequency limited by *longest combinational path* between register outputs to register inputs.
 - Solution: Pipelining!








Longest delay here is: PC -> Imem -> Iword -> RA1,RA2 -> RegFile -> RD1, RD2 -> ALU -> EA -> DMem -> Dword -> RegFileWD



Note: Control Logic can add delay too!

DISCS


Datapath Stages



Pipelining the Datapath


- Goal: Maintain (nearly) 1.0 CPI, but increase clock speed.
- Approach: Structure processor as 4-stage pipeline:
 - Instruction Fetch: Maintains PC. Fetches one instruction per cycle.
 - Register File: Reads source operands from register file.
 - **ALU**: Performs indicated operation.
 - Write-Back: Writes result back into register file.

For now:
Assume no
control
logic delay



tclk-min = 20 ns fmax = 50 Mhz MIPS = 50 MIPS








Pipelining the Datapath


- Goal: Maintain (nearly) 1.0 CPI, but increase clock speed.
- Approach: Structure processor as 4-stage pipeline:
 - Instruction Fetch: Maintains PC. Fetches one instruction per cycle.
 - Register File: Reads source operands from register file.
 - **ALU**: Performs indicated operation.
 - Write-Back: Writes result back into register file.

Also assume ideal registers



tclk-min = 6 ns fmax = 166 MHz MIPS = 166 MIPS







Did You Know?


Factoids:

- Light travels roughly 1 ft. / ns.
- Current processors run at around 3.0 GHz,
 - which means tclk = 0.33 ns!


Thus:

- Light only gets to travel 4 inches per instruction!
 - And that's assuming a CPI of 1.0!
 - Many of today's processors can do CPIs of 1/2 or 1/4 by running several instructions at a time!






Sketch of 4-Stage Pipeline



through the stages for branch and jump

instructions!





4-Pipeline Execution

Consider a sequence of instructions:

0x100: ADDC(r1, 1, r2)


0x104: SUBC(r1, 1, r3)


0x108: XOR(r1, r5, r1)

0x10C: MUL(r2, r5, r0)


to be executed on the 4-stage pipeline...







4-Stage β Pipeline ILL JT **XAdr** OP Clock cycle <u>i+1</u> **PCSEL** Instruction Memory PCIF 00 IF 0×104 SUBC(r1,1,r3) 0x108 **PC**RF **IR**RF 0x104 ra<20:16> rb<15:11> rc<25:21> ADDC(r1,1,r2) **RA2SEL** RA2 C<15:0> Register <<2 RD2 <PC> + 4 JT + 4C **RF** C<15:0> **BSEL ASEL IR**ALU **DC**ALU **D**ALU **ALU ALU ALUFN PCWB IR**WB **D**WB **WD** Data XP rc<25:21> **RD** Memory **WB** R/W **WASEL WDSEL** WA WD Wr **WERF** Register




4-Stage β Pipeline JT **XAdr** OP Clock cycle <u>i+3</u> **PCSEL** Instruction **Memory** PCIF IF 0×10C MUL(r2,r5,r0) 0x110 > PCRF rb<15:11> 0x10C ra<20:16> rc<25:21> XOR(r1,r5,r1 **RA2SEL** RA1 RA2 C<15:0> Register <<2 RD2 <r5> <PC>+4JT + 4C **RF** C<15:0> r5>BSEL **ASEL DC**ALU **IR**ALU **D**ALU 0×108 ALU SUBC(r1,1|r3) **ALU ALUFN** <r1>-1 **DC**WB **D**WB < r1 > +1ADDC(r1,1,r2)0x104 **WD Data** XP rc<25:21> **RD** Memory **WB** R/W **WASEL WDSEL** r2 will get $\langle r1 \rangle + 1$ Wr **WERF** Registe at next clock edge

4-Stage β Pipeline JT **XAdr** OP Clock cycle <u>i+4</u> **PCSEL** Instruction Memory PCIF IF 0×110 0x114**DC**RF **IR**RF 0×110 ra<20:16> rb<15:11> rc<25:21> MUL(r2,r5,r0) **RA2SEL** this is the <r2> RA1 RA2 :0> Register written by the RD2 <r5> JT ADD at the clock **RF** C<15:0> edge after clk i+3 r5>BSEL **ASEL** <r2> **DC**ALU **IR**ALU **D**ALU 0x10*C* ALU XOR(r1,r5|r1)**ALU ALUFN** <r1>xor<r5> **DC**WB **N**WB $\langle r1 \rangle -1$ SUBC(r1,1,r3) 0x108 **WD Data** XP rc<25:21> **RD** Memory **WB** R/W **WASEL WDSEL** r3 will get <r1>-1 WA **WD** Wr **WERF** Register at next clock edge


Pipeline Timing Diagram

- Space-Time Diagram
 - Shows contents/values of parts/signals across time.
 - Shows "What is where?" at time t.
 - Can also be used to show register values (see later slides).



contents or value of a stage or signal during a cycle









Another Way

- Instruction-Time Diagram
 - Shows "Where am I?" at time t.
 - Used in some textbooks and tutorials.



shows
which stage ADDC
instruction is at time t







Is there a Price to be Paid?

► ADDC reads from r1, writes to r2, but...

suppose: r1=7, r2=9, r3=10 0x100: ADDC(r1, 1, r2) 0x104: SUBC(r1, 1, r3) 0x108: XOR(r1, r5, r1) 0x10C: MUL(r2, r5, r0)

				TIME (d	cycles)			
	_	t	t+ 1	t + 2	t + 3	t + 4	t + 5	t + 6
S	IF_(ADDC	SUBC	XOR	MUL			
Space	RF_		ADDC	SUBC	XOR	MUL		
ě 	ALU _			ADDC	SUBC	XOR	MUL	
V	WB _				ADDC	SUBC	XOR	MUL
	PC _{IF} _	0x100	0x104	0x108	0x10C	0x110		
	R1	7						
ı	R2	9						
ļ	R3	10						





4-Stage β Pipeline ILL JT **XAdr** OP Clock cycle <u>i+3</u> 4 3 2 1 0 **PCSEL** Instruction **Memory** PCIF 00 IF 0×10*C* MUL(r2,r5,r0) 0x110 PCRF **IR**RF 0x10C ra<20:16> rb<15:11> rc<25:21> XOR(r1,r5,r1)**RA2SEL** RA2 RA1 C<15:0> Register <<2 RD₂ RD1 File <r5> < PC > + 4JT + 4C **RF** C<15:0> %r5>BSEL **ASEL PC**ALU **IR**ALU **D**ALU <r1> 0x108 SUBC(r1,1,r3) **ALU ALU ALUFN** <r1>-1 **PC**WB **D**WB **IRWB** ADDC(r1,1,r2) $\langle r1 \rangle + 1$ 0x104 **WD** Α Data XP rc<25:21> RD Memory **WB** R/W WASEL **WDSEL** <r1>+1 r2 will get <r1>+1 Wr **WERF** Register at next clock edge **File** after ADDC gets here!

4-Stage β Pipeline ILL JT **XAdr** OP Clock cycle <u>i+4</u> 4 3 2 1 0 **PCSEL** Instruction **Memory** PCIF 00 IF 0x110 0x114 PCRF **IR**RF 0×110 ra<20:16> rc<25:21> rb<15:11> MUL(r2,r5,r0) **RA2SEL** this is the <r2> RA2 RA1 5:0> Register written by the File RD₂ RD1 <r5> JT ADD at the clock **RF** C<15:0> edge after clk i+3 %r5>BSEL **ASEL PC**ALU **IR**ALU **D**ALU <r1> <r5> Ox10C ALU XOR(r1,r5,r1)**ALU ALUFN** <r1>xor<r5> **PC**WB **IR**WB **D**WB SUBC(r1,1,r3) $\langle r1 \rangle -1$ 0x108 **WD** Α **Data** XP rc<25:21> RD Memory **WB** R/W **WASEL WDSEL** WA WD Wr **WERF** Register **File**

Register Write-Back is Delayed

Not only for pipeline stages, but for register and wire values as well!

Looks OK for now, since MUL reads updated R2 value at cycle i+4.

suppose r1=7, r2=9, r3=10, r5=3

Ox100: ADDC(r1, 1, r2)

0x104: SUBC(r1, 1, r3)

0x108: XOR(r1, r5, r1)

0x10C: MUL(r2, r5, r0)

		t+1	+ t + 2	+ t + 3	t + 4	<u>t + 5</u>	√ t + 6
IF_	ADDC	SUBC	XOR	MUL			
RF_		ADDC	SUBC	XOR	MUL	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
ALU _			ADDC	SUBC	XOR	MUL	
WB _				ADDC	SUBC	XOR	MUL
PC _{IF} _	0x100	0x104	0x108	0x10C	0x110 /		
R1	7	7	7	7	7 /	7	
R2	9	9	9	9	8	8	
R3	10	10	10	10	10	6	

TIME (cycles)





What if MUL was Earlier?

MUL gets 9.

► A stale (and incorrect) value!

0x100: ADDC(r1, 1, r2)

0x104: SUBC(r1, 1, r3)

0x108: MUL(r2, r5, r0)

0x10C: XOR(r1, r5, r1)

				cycles)			
_	t	+ t+ 1	t + 2	t + 3	t + 4	t + 5	t + 6
IF_	ADDC	SUBC	MUL	XOR			
RF_		ADDC	SUBC	MUL	XOR		
ALU			ADDC	SUBC	MUL	XOR	
WB _				ADDC	SUBC	MUL	XOR
PC _{IF} _	0x100	0x104	0x108	0x10C	0x110	•••	
R1 "	7	7	7	7	7	7	
R2	9	9	9	9	8	8	
R3	10	10	10	10	10	6	

TIME (avalac)






Write-Back Delay Slots

- Problem: Registers are not written back right away, so if later instructions try to read too early, they get "stale" values.
- Possible solution:
- Insert NOPs
 - ADD(R31,R31,R31) | does absolutely nothing!
- Reorder Code
 - Move non-dependent code into delay slot.





Inserting NOPs

► How Many?

Ox100: ADDC(r1, 1, r2) Ox104: SUBC(r1, 1, r3) Ox108: MUL(r2, r5, r0) Ox10C: XOR(r1, r5, r1)

				TIME (d	cycles) –	→		
		t	t+1	t + 2	t + 3	t + 4	t + 5	t + 6
Space	IF_	ADDC	SUBC					
	RF_		ADDC	SUBC				
	ALU _			ADDC	SUBC			
	WB _				ADDC	SUBC		
	PC _{IF} _	0x100	0x104	0x108	0x10C	0x110		
	R1	7	7	7	7	7	7	
	R2	9	9	9	9	8	8	
	R3	10	10	10	10	10	6	





Inserting NOPs

► Need to put reading instruction (MUL) in RF stage in the same cycle that correct values of regs become available (must be at least the 3rd instruction after ADDC, which writes to R2.)

Ox100: ADDC(r1, 1, r2) Ox104: SUBC(r1, 1, r3)

0x108: NOP()

0x10C: MUL(r2, r5, r0)

TIME (cycles) Ox110: XOR(r1, r5, r1)

	<u> t</u>	+ t+ 1	t + 2	t + 3	t + 4	t + 5	t + 6
IF_	ADDC	SUBC	NOP	YVL			
RF_		ADDC	SUE MUL	should	₄ MUL		
ALU			ante	r the stage	NOP	MUL	
WB _			only	when ect R2	SUBC	NOP	MUL
PC _{IF} _	0x100	0x104	0) bec	omes 🗦	0x110		
R1 "	7	7	and	lable not	7	7	
R2	9	9	9 ear	rlier!	* 8	8	
R3	10	10	10	10	10	6	

Reordering Code

- ►NOPs <u>waste</u> cycles.
- Instead of NOPs, we can use other instructions.
 - ► But they must not depend on changing (regs!

0x100: ADDC(r1,	1,	r2)
0x104: SUBC(r1	1.	r3)

Ox108: XOR(r1, r5, r1)
Ox10C: MUL(r2, r5, r0)

			· · · · · · · · · · · · · · · · · · ·	, 0.00)	***************************************			
	t	It's OK to	t + 2	<u>t+3</u>	t + 4	t + 5	t + 6	
IF_	ADDC	move XOR before	OR	*****				
RF_		MUL	MUL	3.C	XOR	MUL		
ALU		because <r1> and</r1>	oc	SUBC	XOR	MUL		
WB		<r5> are correct in cycle t+3</r5>			ADDC	SUBC	XOR	MUL
PC _{IF} _	0x100		0x108	0x10C	0x110			
R1	7	7	7	7	7	7		
R2	9	9	9	9	8	8		
R3	10	10	10	10	10	6		

TIME (cycles)





Write-Back Delays

Consider the sequence:

ADD(r1, r2, r3) CMPLEC(r3, 5, r0)

MUL(r1, r2, r4)

SUB(r1, r2, r5)

		i + 1	i + 2	i + 3	i + 4	i + 5	i + 6
IF_	ADD	CMP	MUL	SUB	•		
RF_		ADD	CMP	MUL	SUB		
ALU			ADD	CMP	MUL	SUB	
WB				ADD	CMP	MUL	SUB


ADD writes new value in r3 during _____ cycle, which is available beginning of _____ cycle.

Value of r3 read by CMP during ____ cycle.

CMP reads value of r3.

Fix the problem:
- insert NOPs
- move code







What About Branching/Jumping?

Consider a different sequence:

```
LOOP: CMPLEC(r3, 100, r0)

ADD(r1, r2, r3)

SUB(r1, r2, r4)

BNE(r0, LOOP)

XOR(r9, r6, r3)
```


	<u> </u>	+1	+i+2	i + 3	i + 4	i + 5	i + 6
	CMP		SUB	BNE	?		
RF_		CMP	ADD	SUB	BNE		
ALU			CMP	ADD	SUB	BNE	
WB				CMP	ADD	SUB	BNE

What's wrong?

Think: What determines whether to branch or not?


(For JMP: How do we know where to jump?)







Branch Execution




DISCS

Branch Delay Slots

- Problem: One (or more) instructions have been fetched by the time a branch can be decided.
- Software solution: Insert NOPs and/or reorder code!

	i	i + 1	i + 2	i + 3	i + 4	i + 5	i + 6
IF	CMP	ADD	SUB	BNE	XOR	СМР	
RF_		СМР	ADD	SUB	(BNE)	XOR	СМР
ALU _			CMP	ADD	SUB	BNE	XOR
WB _				СМР	ADD	SUB	BNE
PCTE	0x100	0x104	0x108	0x10C	0×110	†0x100	
PC _{IF} _					O		
PCSEL					1		







Inserting NOPs

```
LOOP: CMPLEC(r3, 100, r0)

ADD(r1, r2, r3)

SUB(r1, r2, r4)

"branch

BNE(r0, LOOP)

delay

NOP()

XOR(r9, r6, r3)
```

- Add NOPs up to and including cycle where correct target PC is decided.
- What about reordering?

		i + 1	i + 2	i + 3	i + 4	i + 5	i + 6
IF_	CMP	ADD	SUB	BNE	NOP	CMP	
RF_		CMP	ADD	SUB	(BNE)	NOP	CMP
ALU			CMP	ADD	SUB	BNE	NOP
WB _				CMP	ADD	SUB	BNE
PCTE	0x100	0x104	0x108	Ox10C	0x110	10x100	
PC _{IF} _					·Q /		
PCSEL.					1		