EEEN202, 2021, Microprocessor design exercise

Digital Voltmeter

Project Report: DIY ADC

Schematic

Description automatically generated with low confidenceA picture containing text, electronics

Description automatically generated

Performance of Staircase Converter vs Successive approximation

Staircase Converter

Text

Description automatically generated

A picture containing text, monitor, electronics, display

Description automatically generatedA staircase converter uses a binary up counter to sequentially increase the output of the DAC until the comparator until . Upon that state, a signal indicating the “End of Conversion” is sent, and the counter is stopped – the binary value of the counter represents the digital to analogue conversion. On the next conversion, the counter is reset to zero and the process begins anew.

The C code snippet works in the same fashion, though the binary up counter is just a for loop. PIN\_CMP is the input from the Op-amp comparator; when it is HI, is bigger than and the loop stops and returns the converted voltage. This creates, as the name implies, a staircase-like pattern of conversion steps when viewed on the oscilloscope

Graphical user interface

Description automatically generatedA picture containing text, electronics

Description automatically generatedGraphical user interface

Description automatically generatedGraphical user interface

Description automatically generated

A picture containing text, monitor

Description automatically generatedA picture containing text, indoor

Description automatically generated

Some samples of conversion being down

As you can see, conversion is not perfect – though this is mainly the fault of the resolution being two low. With max of , 8 bits give a step resolution of . So DAC has the tendency to overshoot the input if it is not a multiple of the step resolution.

A picture containing text

Description automatically generatedThe main issue with the staircase converter is how inefficient and slow it is. Because it always starts from zero after a new conversion, conversion times can vary step to step. The iterative checking means that conversion time is also heavily dependent on the incoming signal size - if the signal is at max for a period, it goes through the entire scale multiple times, as shown on the right:

This is very slow and means that if the signal is high frequency, the converted signal will be full of errors as the ADC cannot possibly keep up with the input waveform. To improve the ADC, the staircase converter can be turned into a tracking ADC – a staircase converter which starts the next conversion from the previous value, potentially decreasing the time for future conversions – but this is only a slight improvement at best.

Successive approximation

Text

Description automatically generatedText

Description automatically generated

Successive approximation is a massive improvement over the staircase converter ADC. In essence, it is an application of a binary search algorithm – an algorithm which searches for an item in an array by comparing the item at the middle and, if the item greater, repeats the procedure in the top half of the array and vice versa for the lower half until the item is found. Successive approximation differs slightly in that the time in each conversion is fixed, whereas binary search has a best case of (when the middle value is the value we want) and an average performance of .

The general procedure for successive approximation is as follows:

1. Clear bits
2. Start at MSB
3. Set bit to 1
   * Is ?
     + If yes, reset bit to 0, continue
     + If not, continue
   * Have all the bits been checked?
     + If not, go to next lower bit and start at 3 again
     + If yes, then conversion is complete

So, conversion time is fixed regardless of whether the next sample is much higher than the previous and vice versa – a full conversion would take , or the number of bits times it takes to check each bit.

In terms of the C code, there are two different C implementations of the procedure: a manual arithmetic method and a bitwise operation method. The reason for two is that during the process of coding, a suggestion was made to use bit shifting to write the program more efficiently – the result is the same function, but perhaps neater:

Text

Description automatically generated

Text

Description automatically generated

The second method is a more literal translation of the procedure, since it deals directly with bit values, however the main method is really a decimal translation – in fact, a division by 2 after every iteration in the first method is the same as using the right bit shift operator (). So, the main difference is really tidiness; in exchange for cleaner code, it becomes a little harder to understand what is going on.

This gives the following waveform graphs in the oscilloscope:

A picture containing text, electronics, display

Description automatically generatedA screenshot of a computer

Description automatically generated with medium confidence

Graphical user interface

Description automatically generatedA picture containing text, monitor, electronics, screen

Description automatically generated

As you can see, the conversion time before the output matches the input is the same regardless of levels – in fact, the conversion happened too fast to be recorded properly sometimes. It still retains the same issue of steps not being fine enough to capture ranges properly so at times the value will not be completely accurate, as shown in the second picture. The current implementation also suffers from the maximums not being captured properly, as shown by the bottom two pictures, where the ADC cannot reach the maximum negative value. Nevertheless, the successive approximation ADC is a much faster and efficient implementation than the staircase converter due to its smaller fixed conversion time.

Advantages of C language over Assembly language

The advantages C has over Assembly are the same as the question of High-level vs Low-level programming. The key advantage is usability and legibility, where C is much more comprehensible that Assembly. Consider the following code snippets:

Assembly

Text

Description automatically generated with medium confidence

C

Text

Description automatically generated

Assembly code is built using mnemonics whereas C has no set structure – you can be as verbose or abstract as you desire. Mnemonics do have the advantage of being fixed and written in a way that gives some contextual clues – ACALL for example is Absolute CALL. But for those starting out in Assembly, the level of abstraction present can be very obtuse and will likely require hours of looking through the microcontroller manual to figure out what each command does. In Assembly, there is a heavy compromise between maintainability and readability vs performance and efficiency – you cannot do both.

C on the other hand is written in plain English (and other languages) – you are in complete control in how legible your code is. This does not completely resolve the maintainability/performance compromise since some programs can still be overly verbose or too obtuse, but code written in our natural lexicon is much more understandable. This ease of programming combined with the wide array of libraries you can use allows for complex programs to be developed faster and maintained easier than a comparably complex Assembly one.

An important part to also consider is that some compilers C allow Assembly code to be written in and certain operations like bit shifting are present. This means that a C program has the potential to be nearly as efficient as an Assembly program despite needing the compiler.

Question section:

1. The diagram below shows a typical data acquisition system where an analogue signal from a transducer is converted to a digital form suitable for subsequent digital signal processing

Diagram

Description automatically generated

* 1. The block labeled ADC contains an 8-bit successive-approximation analogue-to-digital converter.
     1. With the aid of suitable diagrams describe the operation of this device.

The Successive Approximation ADC converts an input signal by a process of binary search - each bit of the ADC digital output is set high and then compared to the analogue input. If the output is higher, then the bit is reset and kept if not. After going through each bit, the output of the ADC should match.

Diagram

Description automatically generated

* + 1. The ADC is designed to operate over an input voltage range of 0 to 5V. Determine the resolution of the ADC.
    2. During the conversion process each step takes 2 μs . Calculate the complete conversion time for a full-scale input signal of 5V.

For a successive approximation ADC, conversion time is the number of bits times the time for each step. So for an 8 bit ADC with step, each conversion takes

* 1. Another of the blocks in the diagram is labelled sample-and hold.
     1. Explain the purpose and operation of this device.

Diagram, schematic

Description automatically generated

The sample-and-hold circuit essentially takes a “snapshot” of the current voltage of a time varying signal, which is useful for a very high frequency input signal, especially when a suitably fast ADC is not available/feasible. A typical circuit can consist of two Op-Amps and a capacitor with a control line for sampling and holding. When the circuit is sample mode, the switch is closed and the capacitor is connected to the buffer amplifier, charging to the output voltage – in hold mode, the switch is disconnected, and the signal voltage is stored in the capacitor, which can be read through the second Op-amp. This enables the signal duration to be increased, allowing the ADC conversion to occur without significant errors from the signal switching too fast.

* + 1. The sample period is 25μs. Find the highest frequency component that may be present in the signal before aliasing occurs.

Nyquist-Shannon theorem states that the minimum sample rate is greater than 2f to avoid incorrect sampling. So:

So, the highest frequency that may be present must be below 20 kHz

1. It is often necessary to acquire data from several analogue input channels. Describe how a simple addition to the above data acquisition system can convert it to a system which can digitise four input channels of data and yet use only one ADC unit. (There will be a corresponding reduction in the sampling rate for each channel).

Several analogue inputs can be digitised together with one ADC by multiplexing the signals. The multiplexer inputs are set to the analogue inputs and a clock with a MOD4 counter, which cycles through each input, sampling the signals sequentially. This however reduces the sampling rate for each channel regardless of how fast the clock can switch the mux.

1. For the following analogue to digital converter case, calculate both the binary and decimal output code.
   * 1. An input voltage of 3.293 V into a 8-bit ADC with a 0 – 10 V input range.
2. A 16 bit ADC system with a sample period of 20μs is used to record a song that lasts for 5 minutes. Calculate how much memory is required to store the song.
3. Discuss the difference between SRAM and DRAM.

Both refer to Random Access Memory – volatile memory used for temporary storage – and the difference comes from how the bits are stored, which leads to several consequences for both:

SRAM: Static RAM – bits are stored using flip-flops; data persists so long as power is applied. Usually very fast access times, with static timings; often used for cache

DRAM: Dynamic RAM – bits are stored using capacitors; due to capacitors being imperfect, their voltage drains over time, so bits need to be periodically refreshed while being stored by a DRAM controller. Low power requirement, moderate access times, and very high capacity – used for main internal memory in PCs

1. Discuss the difference between SDR and DDR DRAM

SDR stands for Synchronous DRAM, which as the name implies, is synchronous with the computer’s clock with operations executing on the rising edge. This enables data access to operate more efficiently than standard asynchronous DRAM, which are affected by propagation delay. Memory cells are also organised in sections called banks, allowing data access commands on each bank to occur simultaneously, increasing throughput and enabling burst ordering – a process where transfer time is reduced by storing memory words being stored in order so access time is reduced. DDR refers to “Double Data Rate” DRAM, where a memory word is transferred on both clock edges, enabling a lower clock frequency to effectively have the same or higher data throughput.