

KATHMANDU UNIVERSITY

SCHOOL OF ENGINEERING

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

Mini Project Report



Report on basic computer architecture of 12 bit computer

SUBMITTED BY:

Saugat Adhikari (02)

Arun Kumar Basnet (06)

Rishi Raj Gautam (18)

Nishan Khatri (31)

Utsab Sapkota (46)

SUBMITTED TO:

Pankaj Raj Duwadi

DoCSE

Date of Submission: 2017/Feb/14

Table of Contents

Title	Page no.
<u>Introduction</u>	<u>1</u>
<u>Discussion</u>	<u>1</u>
<u>Component of Computer</u>	<u>1</u>
<u>Component Description</u>	<u>1</u>
<u>Memory</u>	<u>1</u>
<u>Registers</u>	<u>2</u>
<u>Accumulator</u>	<u>2</u>
<u>Instruction Register</u>	<u>2</u>
<u>Data Register</u>	<u>2</u>
<u>Address Register</u>	<u>3</u>
<u>Program Counter</u>	<u>3</u>
<u>Input Register</u>	<u>4</u>
<u>Output Register</u>	<u>4</u>
<u>Arithmetic and Logical Unit (ALU)</u>	<u>4</u>
<u>Control Unit</u>	<u>5</u>
<u>Decoders</u>	<u>5</u>
<u>Encoders</u>	<u>6</u>
<u>Address Selector</u>	<u>6</u>
<u>Instruction Selector</u>	<u>6</u>
<u>Sequence Counter</u>	<u>6</u>
<u>Common System Bus</u>	<u>6</u>
<u>INSTRUCTION FORMAT</u>	<u>7</u>
<u>Memory Reference Instruction (MRI)</u>	<u>7</u>

<u>Register Reference Instruction (RRI)</u>	<u>7</u>
<u>Input / Output Instruction (I/O Operation)</u>	<u>8</u>
<u>INSTRUCTION CYCLE and CONTROL SIGNALS</u>	<u>8</u>
<u>Fetch and Decode Cycle</u>	<u>8</u>
<u>Fetch Cycle</u>	<u>8</u>
<u>Decode Cycle</u>	<u>8</u>
<u>Indirect</u>	<u>8</u>
<u>Execution Cycle</u>	<u>9</u>
<u>Memory Reference Instruction (MRI)</u>	<u>9</u>
<u>Register Reference Instruction (RRI)</u>	<u>10</u>
<u>Input/output Instruction (I/O Operation)</u>	<u>11</u>
<u>Control for Register and Memory</u>	<u>11</u>
<u>Some other control Logics</u>	<u>11</u>
<u>Control for Common Bus System</u>	<u>12</u>
<u>Diagram of Control Unit</u>	<u>13</u>
 <u>CONCLUSION</u>	 <u>14</u>
 <u>BLIOGRAPHY</u>	 <u>15</u>
 <u>REFERENCE</u>	 <u>16</u>