




45 nm CMOS Fabrication Process Flow

Big picture of fabrication process flow

2

1. Si substrate preparation
2. Shallow Trench Isolation (STI) Formation
3. Well • Channel Formation
4. Dummy Gate Formation
5. Halo • Extension Formation
6. SiGe S/D Formation
7. Formation of a high-concentration diffusion layer
8. Silicide Formation
9. ILD Deposition
10. Dummy Gate Replacement
11. Gate Stack Formation
12. Contact Plug Formation
13. Wire • Via Formation



Explanation

Check the quality of the substrates received from the supplier.

Why important ?

If the substrate preparation is flawed, the entire downstream process may be wasted. Therefore, it is essential to carefully verify

What, Why, How do we do in this process?



Si

What	Why	How
Dopant concentration check	Affect built-in potential of PN junction, leading to fluctuate V_{th}	<ul style="list-style-type: none">• Sheet Resistance• SIMS
Crystallographic Orientation defect check	Affect carrier mobility	<ul style="list-style-type: none">• XRD• Photoluminescence
Bow and Wrap	Focus misalignment during exposure, leading CD variation	<ul style="list-style-type: none">• Stylus profiler

Explanation

Native, oxide, organic contaminants, and metal impurities are removed prior to starting the fabrication process

Why important ?

If there is contamination on the silicon substrate, it may become trapped beneath the gate, leading to defects. It can also alter etching and deposition characteristics, ultimately affecting yield.



A diagram showing a cross-section of a silicon substrate. The substrate is represented by a grey rectangle at the bottom, labeled 'Si'. Above it is a stack of three horizontal layers: a light blue layer at the bottom, a darker blue layer in the middle, and another light blue layer at the top. The entire stack is enclosed in a black rectangular frame.

Si

Purpose : Sacrificial layer for ion implantation protecting product area against CMP

Method : Thermal Oxidation

Deposited material : Silicon Dioxide

Thickness : 10 nm

Metrology : Spectroscopy Ellipsometry



Si

SiO₂


Purpose : Stopping layer against CMP

Method : Low Pressure CVD

Deposited material : Silicon Nitride

Thickness : 20~50 nm?

Metrology : Spectroscopy Ellipsometry



Si

SiO₂

Si₃N₄



Purpose : Form pattern on wafer

Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : 300~800 nm

Metrology : Spectroscopy Interferometry

Purpose : Form Shallow Trench

Method : RIE

Etched material : SiN/SiO₂/Si

Thickness : 700 nm~2 μm

Metrology : Stylus Profiler




Purpose : Strip resist

Method : O₂ ashing

Etched material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Surface Particle Inspection System



Purpose :


- Eliminate any etch damage to a trench sidewall
- Rounds the upper corners of the trench.
→ Minimizing the fringing field
- Form a high-quality interface between the Si trench sidewall


Method : Thermal Oxidation

Etched material : SiO₂

Thickness : 5 ~ 10 nm

Metrology : Surface Particle Inspection System





Purpose : Overfill Trench


Method : TEOS CVD (TEOS is good coverage)

Deposited material : Silicon Dioxide

Thickness : 1.5 ~ 2.5 μm

Metrology : Spectroscopic Interferometry





Purpose : To make it more resistant to be etched, since it will be exposed to HF-based etchants in later steps such as sacrificial layer removal


Method : Furnace annealing
(Vertical furnace annealing)

Temperature : Over 1000°C

Si

SiO₂Si₃N₄

Resist



Purpose : Planarize surface for embedding Silicon dioxide into STI

Method : Chemical Mechanical Polishing(CMP)
(Colloidal silica, Alumina slurry)

Polished material : Silicon Dioxide

Thickness : 500 ~ 700 nm

Metrology : In-situ end point detection
(Reflectivity, Torque)


Purpose : To remove Stopping layer

Method : Wet Etching (Hot Phosphorous acid)

Etched material : Silicon Nitride

Thickness : 20 ~ 50 nm

Metrology : Surface analysis (FT-IR, XPS)



Si

SiO₂

Si₃N₄

Resist





Purpose : Being able to protect from Ion implantation

Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Spectroscopy Interferometry



Purpose : Implant Dopant for forming N-MOS Well

Method : Ion Implantation

Implanted material : Boron

Concentration : $10^{16} \sim 10^{17} \text{ cm}^{-3}$

Thickness : Few hundred nm $\sim \mu\text{m}$

Metrology : Secondary Ion Mass Spectroscopy (SIMS)


Purpose : Strip resist

Method : O₂ ashing

Etched material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Surface Particle Inspection System




Si

SiO₂

Si₃N₄

Resist

P-Dopant




Purpose : Being able to protect from Ion implantation

Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Spectroscopy Interferometry



Purpose : Implant Dopant for forming P-MOS Well

Method : Ion Implantation

Implanted material : Phosphorous

Concentration : $10^{16} \sim 10^{17} \text{ cm}^{-3}$

Thickness : Few hundred nm $\sim \mu\text{m}$

Metrology : Secondary Ion Mass Spectroscopy (SIMS)

Si

SiO₂

Si₃N₄

Resist

P-Dopant

N-Dopant


Purpose : Strip resist

Method : O₂ ashing

Etched material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Surface Particle Inspection System



Si

SiO₂

Si₃N₄

Resist

P-Dopant

N-Dopant

Purpose : To Remove the sacrificial layer
(Because damaged by ion implantation)

Method : Wet Etching (BHF)

Etched material : Silicon dioxide

Thickness : 10 nm

Metrology : Surface analysis (FT-IR, XPS)



Si

SiO₂Si₃N₄

Resist

P-Dopant

N-Dopant

Purpose :


To suppress interface trap density at the Si/HfO₂ boundary and to preserve high carrier mobility for strong drive current and low ON-resistance.

Method : Thermal Oxidation

Deposited material : Silicon Dioxide (SiO₂)

Thickness : 0.5 nm

Metrology : Spectroscopic Ellipsometry(On line)
X-ray Refractometry (Off line)



Purpose :

High-k dielectrics improve C_{ox} , which leads to

- Lower ON-resistance, reduced power consumption
 - Higher drive current.
- etc.

Method : Atomic Layer Deposition (ALD)

Deposited material : Hafnium Oxide (HfO_2)

Thickness : few nm

Metrology : Spectroscopic Ellipsometry (On line)
X-ray Reflectometry (Off line)



Si

 SiO_2
 Si_3N_4

Resist

P-Dopant

N-Dopant

 HfO_2


Purpose : To form Dummy Gate
(Dummy Gate is removed and replaced with a metal gate.)

Method : LP-CVD

Deposited material : Poly-Si, a-Si

Thickness : 5 ~ 30 nm

Metrology : Spectroscopic Ellipsometry



Si

Poly-Si

SiO₂Si₃N₄

Resist

P-Dopant

N-Dopant

HfO₂

Purpose :



Since it is a dummy silicon gate and will be removed later, a protective layer is deposited to prevent silicidation.

Method : LP-CVD

Deposited material : Silicon Nitride

Thickness : Few ten nm

Metrology : Spectroscopic Ellipsometry





Purpose : Gate patterning

Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : Few hundred nm

Metrology : Spectroscopy Interferometry
(Thickness)

CD-SEM (Dimension)

Si

Poly-Si

SiO₂Si₃N₄

Resist

P-Dopant

N-Dopant

HfO₂

Purpose : Gate Etching (Isotropic etching)

Method : RIE

Etched material : Poly-Si, a-Si

Thickness : Few hundred nm

Metrology : Spectroscopy Interferometry
(Thickness)

CD-SEM (Dimension)



Si

Poly-Si


SiO₂Si₃N₄

Resist

P-Dopant

N-Dopant

HfO₂




Purpose : Strip resist

Method : O₂ ashing

Etched material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Surface Particle Inspection System




Purpose : Being able to protect from Ion implantation

Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Spectroscopy Interferometry



Si

Poly-Si


SiO₂Si₃N₄

Resist

P-Dopant

N-Dopant

HfO₂




Purpose : To reduce the electric field near the drain junction, thereby mitigating hot carrier effects and improving device reliability.


Method : Ion implantation

Implanted material : Phosphorous

Concentration : ??~?? cm⁻³

Metrology : Secondary Ion Mass Spectroscopy (SIMS)





Purpose : To suppress short-channel effects, particularly the threshold voltage roll-off in scaled MOSFETs.

Method : Ion implantation

Implanted material : Boron

Concentration : ??~?? cm⁻³

Metrology : Secondary Ion Mass Spectroscopy (SIMS)

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	
P-Dopant	
N-Dopant	
HfO ₂	


Purpose : Being able to protect from Ion implantation

Method : Coating, Exposure, Development


Deposited material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Spectroscopy Interferometry



Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	
P-Dopant	
N-Dopant	
HfO ₂	



Purpose : To reduce the electric field near the drain junction, thereby mitigating hot carrier effects and improving device reliability.


Method : Ion implantation

Implanted material : Boron or BF_2

Concentration : ??~?? cm^{-3}

Metrology : Secondary Ion Mass Spectroscopy (SIMS)

Si	Poly-Si
SiO_2	Extension (NMOS)
Si_3N_4	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	
N-Dopant	
HfO_2	



Purpose : To suppress short-channel effects, particularly the threshold voltage roll-off in scaled MOSFETs.

Method : Ion implantation

Implanted material : Phosphorous

Concentration : ??~?? cm⁻³

Metrology : Secondary Ion Mass Spectroscopy (SIMS)

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	


Purpose : Strip resist

Method : O₂ ashing

Etched material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Surface Particle Inspection System



Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	


Purpose : To form sidewall film for determining the channel length

Method : TEOS CVD (is better)

Deposited material : Silicon Nitride

Thickness : Few hundred nm

Metrology : Spectroscopy interferometry



Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	


Purpose : To form sidewall film for determining the channel length

Method : RIE (as anisotropic as possible)

Etched material : Silicon Nitride

Thickness : Few hundred nm

Metrology : Spectroscopy interferometry



Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	


Purpose : A hard mask must be deposited before Ge-Si epitaxy, as the photoresist cannot withstand the high temperatures typically required during these processes.

Method : Thermal Oxidation


Deposited material : Silicon Dioxide

Thickness : 10 nm

Metrology : Spectroscopy interferometry



Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	



Purpose : Being able to protect from etching


Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Spectroscopy Interferometry

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	



Purpose : Being able to protect from etching

Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Spectroscopy Interferometry

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	


Purpose : Strip resist

Method : O₂ ashing


Etched material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Surface Particle Inspection System



Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	



Purpose : For making trench to embed the SiGe epitaxy growth

Method : Wet etching (TMAH, KOH?)

Etched material : Si on PMOS side

Thickness : Few ten nm (60nm?)


Metrology : TEM

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	

Purpose : Embedding SiGe in the source/drain regions introduces uniaxial compressive strain, which boosts hole mobility in PMOS transistor.

Method : Epitaxial Growth

Deposited material : SiGe




Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	

Purpose : To remove hard

Method : Wet Etching (BHF)

Etched material : 10nm



Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	


Purpose : Being able to protect from Ion implantation

Method : Coating, Exposure, Development


Deposited material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Spectroscopy Interferometry



Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	



Purpose : To form Source and Drain ion implantation.

Method : Ion implantation


Implanted material : Arsenic, Boron difluoride

Concentration : 10^{20} cm^{-3}

Metrology : Secondary Ion Mass Spectroscopy (SIMS)

※N-MOS ion implantation is omitted

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	



Purpose : Strip resist


Method : O₂ ashing

Etched material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Surface Particle Inspection System


Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	




Purpose : Annealing activates the dopants by using heat, allowing them to move into the silicon lattice and become electrically active.

Method : Furnace annealing
(Vertical furnace annealing)

Temperature : Over 1000°C



Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	



Purpose : To form hard mask for silicide


Method : CVD (TEOS)

Deposited material : Silicon Dioxide

Thickness : 80 ~ 120 nm

Metrology : Spectroscopy interferometry

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	



Purpose : Being able to protect from etching


Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Spectroscopy Interferometry

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	



Purpose : Being able to protect from etching


Method : RIE

Deposited material : Silicon Dioxide

Thickness : 80 ~ 120 nm

Metrology : Spectroscopy Interferometry

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	



Purpose : Strip resist

Method : O₂ ashing

Etched material : Photoresist

Thickness : 300 ~ 800 nm

Metrology : Surface Particle Inspection System

Si	Poly-Si
SiO ₂	Extension (NMOS)
Si ₃ N ₄	Halo (NMOS)
Resist	Extension (PMOS)
P-Dopant	Halo (PMOS)
N-Dopant	
HfO ₂	


Purpose : Silicide materials are deposited by sputtering to react with silicon and form low-resistance metal silicide contacts during annealing.

Method : Sputtering


Deposited material : Ti, Co or Ni etc.

Thickness : 30 ~ 80 nm

Metrology : Ellipsometry, XRR, XRF




Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	
Si ₃ N ₄	Halo (NMOS)	
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		



Purpose : Initiate the reaction between the deposited metal and the underlying silicon to form a preliminary silicide phase (C49 phase which is high resistivity).


Method : Furnace annealing

Deposited material : Si + Silicide material (Ti, Co, Ni)



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		

Temperature : 600 ~ 700°C




Purpose : To eliminate only the non-silicide area

Method : Wet etching ($\text{HF} + \text{H}_2\text{O}_2$)

Etched material : Silicide material

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		




Purpose : To convert the high-resistance C49 phase into the low-resistance C54 phase.

Method : Furnace annealing

Deposited material : Silicide material

Temperature : 700 ~ 900°C



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		

Note: Why this flow?

(1st anneal → **Wet etching** → 2nd anneal)

This sequence helps prevent unintended silicide formation and reduces the risk of electrical failure.


Purpose : Strain engineering for transistors
Etch stop layer during contact formation

Method : CVD


Deposited material : Silicide Nitride

Thickness : 5 ~ 30 nm

Metrology : Spectroscopic Ellipsometry



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		



Purpose : Deposit ILD

Method :LPCVD, SOG

Deposited material : Silicon Dioxide


Thickness : Few hundred nm

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		

Purpose : CMP is performed until the dummy gate is exposed in order to replace it.

Method : CMP

Planarized material : Silicon Dioxide/Silicon Nitride




Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		

Purpose : Gate material is removed for replacement

Method : Wet Etching

Etched material : Poly-Si

Etchant : Alkaline TMAH solution
under ultrasonic treatment



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		


Purpose : Work function metals are deposited to tune the threshold voltage of NMOS and PMOS transistors by aligning their work function with the semiconductor bands

Method : Sputtering, ALD


Deposited material : TiN

Thickness : Few nm

Metrology: XRR



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		



Purpose : To cover PMOS area in order to remove the work function metal on the NMOS side.

Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : 200 ~ 300 nm


Metrology : Spectroscopy Interferometry

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		

Purpose : To cover PMOS area in order to remove the work function metal on the NMOS side.

Method : Wet etching

Etched material : PMOS work function metal



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		


Purpose : Strip resist

Method : O₂ ashing

Etched material : Photoresist

Thickness : 200 ~ 300 nm

Metrology : Surface Particle Inspection System



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		


Purpose : Work function metals are deposited to tune the threshold voltage of NMOS and PMOS transistors by aligning their work function with the semiconductor bands

Method : Sputtering, ALD

Deposited material : TiAl/TiAlN

Thickness : Few nm

Metrology: XRR




Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	
N-Dopant		
HfO ₂		

Purpose : To form gate metal

Method : CVD, ALD

Deposited material : Tungsten

Thickness : 120~200 nm




Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		

Purpose : To embed gate metal

Method : CMP

Planarized material : Tungsten(W)



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		


Purpose : To stabilize the process, an etch stop layer is introduced to ensure stable etching.

Method : CVD


Deposited material : Silicon Nitride

Thickness : 10~20 nm

Metrology : Spectroscopic Ellipsometry



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		




Purpose : Deposit ILD

Method : LPCVD, SOG

Deposited material : Silicon Dioxide

Thickness : Few hundred nm

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		



Purpose : Protect from RIE etching


Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : Few μm

Metrology : Spectroscopy Interferometry

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		



Purpose : To stabilize the process, the etching is temporarily stopped at the etch stop layer.


Method : RIE (CHF₃ Gas)

Etched material : Silicon dioxide

Thickness : Few hundred nm

Metrology : Stylus profiler

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		



Purpose : To stabilize the process, the etching is temporarily stopped at the etch stop layer.


Method : RIE

Etched material : Silicon Nitride

Thickness : 10~20 nm

Metrology : Stylus profiler

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		



Purpose : To stabilize the process, the etching is temporarily stopped at the etch stop layer.


Method : RIE

Etched material : Silicon dioxide

Thickness : Few hundred nm

Metrology : Stylus profiler

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		



Purpose : To stabilize the process, the etching is temporarily stopped at the etch stop layer.


Method : RIE

Etched material : Silicon Nitride

Thickness : 5 ~ 30 nm

Metrology : Stylus profiler

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		



Purpose : Strip resist


Method : O₂ ashing

Etched material : Photoresist

Thickness : Few μm

Metrology : Surface Particle Inspection System

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		
HfO ₂		



Purpose : Prevent Tungsten from diffuse with Silicon. Deposit Barrier layer

Method : CVD (is better because good coverage)

Deposited material : TiN/Ti


Thickness : Few ten nm

Metrology :

Thickness → Spectroscopy Ellipsometry, XRR,XRF

Coverage → FIB, SEM, TEM

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		TiN/Ti
HfO ₂		



Purpose : Deposit Wiring layer

Method : CVD (is better because good coverage)

Deposited material : Tungsten


Thickness : Few hundred nm ~ few μm

Metrology :

Thickness \rightarrow Spectroscopy Ellipsometry, XRR,XRF

Coverage \rightarrow FIB, SEM, TEM

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		TiN/Ti
HfO ₂		



Purpose : To embed tungsten into contact hole

Method : CMP (Al_2O_3 , H_2O_2 slurry)

Planarized material : Tungsten

Thickness : Few hundred nm ~ few μm

Metrology :

Thickness \rightarrow Spectroscopy Ellipsometry, XRR, XRF

Coverage \rightarrow FIB, SEM, TEM

Si	Poly-Si	Silicide (Before annealing)
SiO_2	Extension (NMOS)	Silicide
Si_3N_4	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		TiN/Ti
HfO_2		

Purpose : To provide insulation between metal layers


Method : PE-CVD

Planarized material : FSG, SIOC, p-SIOC


Thickness : Few hundred nm ~ few μm

Metrology :

Thickness \rightarrow Spectroscopy Ellipsometry, XRR, XRF
Density \rightarrow Spectroscopy Ellipsometry



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		TiN/Ti
HfO ₂		Low-k



Purpose : Being able to protect from RIE


Method : Coating, Exposure, Development

Deposited material : Photoresist

Thickness : Few μm

Metrology : Spectroscopy Interferometry

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		TiN/Ti
HfO ₂		Low-k



Purpose : To ensure that the semiconductor operates properly by allowing electrical signals and power to flow between components.


Method : RIE

Etched material : FSG, SIOC, p-SIOC

Thickness : Few hundred nm ~ few μm

Metrology : Stylus profiler

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		TiN/Ti
HfO ₂		Low-k



Purpose : Strip resist

Method : O₂ ashing

Etched material : Photoresist

Thickness : Few hundred nm ~ few μm

Metrology : Surface Particle Inspection System

Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		TiN/Ti
HfO ₂		Low-k

Purpose : Prevent copper from diffuse, erosion.

Method : Sputtering

Deposited material : TiN/Ti/Cu

TiN → Barrier metal


Ti → Adhesion layer

Cu → Copper underlayer


Thickness : Few ten nm

Metrology :

Coverage → FIB, SEM, TEM



Si	Poly-Si	Silicide (Before annealing)
SiO ₂	Extension (NMOS)	Silicide
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		TiN/Ti
HfO ₂		Low-k
		Cu



Purpose : Filling copper to form wire

Method : Electroplating (Copper sulfate plating)

Deposited material : Cu

Thickness : Few μm

Metrology :

Thickness \rightarrow XRF

Si	Poly-Si	Silicide (Before annealing)	
SiO ₂	Extension (NMOS)	Silicide	
Si ₃ N ₄	Halo (NMOS)	PMOS WF-M	
Resist	Extension (PMOS)	NMOS WF-M	
P-Dopant	Halo (PMOS)	Tungsten	
N-Dopant		TiN/Ti	
HfO ₂		Low-k	Cu

Purpose : To embed copper into contact wire

Method : CMP (Colloidal Silica, H_2O_2 slurry)


Planarized material : Copper

Thickness : Few μm

Metrology :

Thickness \rightarrow XRF

Coverage \rightarrow FIB, SEM, TEM



Si	Poly-Si	Silicide (Before annealing)
SiO_2	Extension (NMOS)	Silicide
Si_3N_4	Halo (NMOS)	PMOS WF-M
Resist	Extension (PMOS)	NMOS WF-M
P-Dopant	Halo (PMOS)	Tungsten
N-Dopant		TiN/Ti
HfO_2		Low-k
		Cu