

# 1. Description

## 1.1. Project

Project Name	OPB-bpe
Board Name	custom
Generated with:	STM32CubeMX 6.2.1
Date	05/26/2021


## 1.2. MCU

MCU Series	STM32H7
MCU Line	STM32H725/735
MCU name	STM32H725ZGTx
MCU Package	LQFP144
MCU Pin number	144

## 1.3. Core(s) information

Core(s)	Arm Cortex-M7

## 2. Pinout Configuration




# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
1	PE2	I/O	SPI4_SCK	
3	PE4	I/O	SPI4_NSS	
4	PE5	I/O	SPI4_MISO	
5	PE6	I/O	SPI4_MOSI	
6	VSS	Power		
7	VDD	Power		
8	VBAT	Power		
12	VSS	Power		
13	VDD	Power		
14	VSSSMPS	Power		
15	VLXSMPS	Power		
16	VDDSMPS	Power		
17	VFBSMPS	Power		
18	VSS	Power		
19	VDD	Power		
20	PF6	I/O	SPI5_NSS	
21	PF7	I/O	SPI5_SCK	
22	PF8	I/O	SPI5_MISO	
23	PF9	I/O	SPI5_MOSI	
25	PH0-OSC_IN	I/O	RCC_OSC_IN	
26	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
27	NRST	Reset		
29	PC1	I/O	SPI2_MOSI	
30	PC2_C	I/O	SPI2_MISO	
32	VDD	Power		
33	VSS	Power		
34	VSSA	Power		
36	VDDA	Power		
37	PA0	I/O	USART2_CTS	
38	PA1	I/O	USART2_RTS	
39	PA2	I/O	USART2_TX	
40	PA3	I/O	USART2_RX	
41	VSS	Power		
42	VDD	Power		
43	PA4	I/O	SPI3_NSS	
44	PA5	I/O	SPI1_SCK	

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)		(0)	
45	PA6	I/O	SPI1_MISO	
46	PA7	I/O	SPI1_MOSI	
49	PB0	I/O	UART4_CTS	
51	PB2	I/O	SPI3_MOSI	
53	PF14	1/0	12C4_SCL	
54	PF15	I/O	I2C4_SDA	
55	VSS	Power	1204_0DA	
56	VDD	Power		
57	PE7	I/O	UART7_RX	
58	PE8	I/O	UART7_TX	
59	PE9	I/O	UART7_RTS	
60	PE10	I/O	UART7_CTS	
66	PB10	I/O	I2C2_SCL	
67	PB11	I/O	I2C2_SDA	
68	VCAP	Power	1202_05/1	
69	VSS	Power		
70	VDDLDO	Power		
71	VDD	Power		
72	PB12	I/O	SPI2_NSS	
73	PB13	I/O	SPI2_SCK	
74	PB14	I/O	UART4_RTS	
75	PB15	I/O	USART1_RX	
76	PD8	1/0	USART3_TX	
77	PD9	1/0	USART3_RX	
79	VDD	Power	OOAKTS_KX	
80	VSS	Power		
81	PD11	I/O	USART3_CTS	
82	PD12	1/0	USART3_RTS	
88	PG8	1/0	USART6_RTS	
89	VSS	Power	USAKTO_KTS	
90	VDD50USB	Power		
91	VDD3003B VDD33USB	Power		
92	VDD	Power	LICADTO TV	
93	PC6	I/O I/O	USART6_TX	
94	PC7		USART6_RX	
96	PC9	1/0	I2C3_SDA	
97	PA8	1/0	I2C3_SCL	
98	PA9	1/0	USART1_TX	
100	PA11	I/O	USART1_CTS	

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
101	PA12	I/O	USART1_RTS	
102	PA13(JTMS/SWDIO)	I/O	DEBUG_JTMS-SWDIO	
103	VCAP	Power		
104	VSS	Power		
105	VDDLDO	Power		
106	VDD	Power		
107	PA14(JTCK/SWCLK)	I/O	DEBUG_JTCK-SWCLK	
108	PA15(JTDI)	I/O	SPI1_NSS	
109	PC10	I/O	I2C5_SDA	
110	PC11	I/O	I2C5_SCL	
112	PD0	I/O	UART4_RX	
113	PD1	I/O	UART4_TX	
118	VSS	Power		
119	VDD	Power		
126	PG13	I/O	USART6_CTS	
128	VSS	Power		
129	VDD	Power		
130	PB3(JTDO/TRACESWO)	I/O	SPI3_SCK	
131	PB4(NJTRST)	I/O	SPI3_MISO	
133	PB6	I/O	I2C1_SCL	
134	PB7	I/O	I2C1_SDA	
135	воото	Boot		
140	VCAP	Power		
141	VSS	Power		
142	PDR_ON	Power		
143	VDDLDO	Power		
144	VDD	Power		

## 4. Clock Tree Configuration



Page 6

# 5. Software Project

## 5.1. Project Settings

Name	Value
Project Name	OPB-bpe
Project Folder	C:\projetLocal\Open-test-bench\Software\Embedded\Backplane
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_H7 V1.9.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	
Enable Full Assert	No

## 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	SystemClock_Config	RCC
3	MX_I2C1_Init	I2C1
4	MX_I2C2_Init	I2C2
5	MX_I2C3_Init	I2C3
6	MX_I2C4_Init	I2C4
7	MX_I2C5_Init	I2C5
8	MX_SPI1_Init	SPI1
9	MX_SPI2_Init	SPI2
10	MX_SPI3_Init	SPI3
11	MX_SPI4_Init	SPI4

Rank	Function Name	Peripheral Instance Name
12	MX_SPI5_Init	SPI5
13	MX_UART4_Init	UART4
14	MX_UART7_Init	UART7
15	MX_USART1_UART_Init	USART1
16	MX_USART2_UART_Init	USART2
17	MX_USART3_UART_Init	USART3
18	MX_USART6_UART_Init	USART6

## 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32H7
Line	STM32H725/735
мси	STM32H725ZGTx
Datasheet	DS13311_Rev1

### 6.2. Parameter Selection

Temperature	25
Vdd	3.0

## 6.3. Battery Selection

Battery	Alkaline(9V)
Capacity	625.0 mAh
Self Discharge	0.3 %/month
Nominal Voltage	9.0 V
Max Cont Current	200.0 mA
Max Pulse Current	0.0 mA
Cells in series	1
Cells in parallel	1


## 6.4. Sequence

_		
Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.0	3.0
Voltage Source	Battery	Battery
Range	VOS0: Scale0/Boost	SVOS3: System-
		Scale3/SMPS-LDO
D1 Mode	DRUN	DSTANDBY
D2 Mode	DRUN	DSTANDBY
D3 Mode	DRUN	DSTOP
Fetch Type	SRAM1/FlashMode-	NA
	ON/Cache	
CPU Frequency	550 MHz	0 Hz
Clock Configuration	HSE BYP PLL	LSE LowDrive RTC
Clock Source Frequency	8 MHz	32.768 kHz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	150 mA	2.5 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	1177.0	0.0
Ta Max	105.2	125
Category	In DS Table	In DS Table

## 6.5. Results

Sequence Time	1 ms	Average Current	15 mA
Battery Life	1 day, 17 hours	Average DMIPS	1177.0 DMIPS

### 6.6. Chart



## 7. Peripherals and Middlewares Configuration

#### **7.1. DEBUG**

**Debug: Serial Wire** 

7.2. I2C1 I2C: I2C

### 7.2.1. Parameter Settings:

#### Timing configuration:

Custom Timing Disabled

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz) 100

Rise Time (ns)

Coefficient of Digital Filter

O

Coefficient of Digital Filter

Analog Filter Enabled
Timing 0x10707DBC

**Slave Features:** 

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled

Primary slave address 0

7.3. I2C2 I2C: I2C

#### 7.3.1. Parameter Settings:

#### Timing configuration:

Custom Timing Disabled

12C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled
Timing 0x10707DBC

**Slave Features:** 

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

7.4. I2C3 I2C: I2C

#### 7.4.1. Parameter Settings:

#### Timing configuration:

Custom Timing Disabled

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled
Timing 0x10707DBC

**Slave Features:** 

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

7.5. I2C4 I2C: I2C

#### 7.5.1. Parameter Settings:

#### Timing configuration:

Custom Timing Disabled

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz) 100
Rise Time (ns) 0

Fall Time (ns) 0
Coefficient of Digital Filter 0

Analog Filter Enabled

Timing 0x10707DBC

**Slave Features:** 

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

7.6. I2C5 I2C: I2C

#### 7.6.1. Parameter Settings:

#### Timing configuration:

Custom Timing Disabled

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled
Timing 0x10707DBC

**Slave Features:** 

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

#### 7.7. RCC

#### High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 7.7.1. Parameter Settings:

#### **Power Parameters:**

SupplySource PWR\_DIRECT\_SMPS\_SUPPLY
Power Regulator Voltage Scale Power Regulator Voltage Scale 3

**RCC Parameters:** 

TIM Prescaler Selection Disabled
HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000
CSI Calibration Value 16
HSI Calibration Value 32

**System Parameters:** 

VDD voltage (V) 3.3

Flash Latency(WS) 1 WS (2 CPU cycle)

**PLL range Parameters:** 

PLL1 input frequency range Between 2 and 4 MHz
PLL1 clock Output range Wide VCO range

#### 7.8. SPI1

**Mode: Full-Duplex Master** 

Hardware NSS Signal: Hardware NSS Output Signal

#### 7.8.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola

Data Size 4 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 2

Baud Rate 64.5 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Output Hardware
Fifo Threshold Fifo Threshold 01 Data

Tx Crc Initialization PatternAll Zero PatternRx Crc Initialization PatternAll Zero PatternNss PolarityNss Polarity Low

Master Ss Idleness00 CycleMaster Inter Data Idleness00 CycleMaster Receiver Auto SuspDisable

Master Keep Io State Master Keep Io State Disable

IO Swap Disabled

7.9. SPI2

**Mode: Full-Duplex Master** 

Hardware NSS Signal: Hardware NSS Output Signal

7.9.1. Parameter Settings:

**Basic Parameters:** 

Frame Format Motorola

Data Size 4 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 2

Baud Rate 64.5 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Output Hardware
Fifo Threshold Fifo Threshold 01 Data

Tx Crc Initialization Pattern

Rx Crc Initialization Pattern

All Zero Pattern

All Zero Pattern

Nss Polarity

Nss Polarity Low

Master Ss Idleness 00 Cycle
Master Inter Data Idleness 00 Cycle

Master Receiver Auto Susp Disable

Master Keep Io State Disable

IO Swap Disabled

7.10. SPI3

Mode: Full-Duplex Master

Hardware NSS Signal: Hardware NSS Output Signal

7.10.1. Parameter Settings:

**Basic Parameters:** 

Frame Format Motorola

Data Size 4 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 2

Baud Rate 64.5 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled
NSSP Mode Enabled

NSS Signal Type Output Hardware
Fifo Threshold Fifo Threshold 01 Data

 Tx Crc Initialization Pattern
 All Zero Pattern

 Rx Crc Initialization Pattern
 All Zero Pattern

 Nss Polarity
 Nss Polarity Low

Master Ss Idleness00 CycleMaster Inter Data Idleness00 CycleMaster Receiver Auto SuspDisable

Master Keep Io State Disable

IO Swap Disabled

#### 7.11. SPI4

**Mode: Full-Duplex Master** 

Hardware NSS Signal: Hardware NSS Output Signal

#### 7.11.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola

Data Size 4 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 2

Baud Rate 32.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled
NSSP Mode Enabled

NSS Signal Type Output Hardware
Fifo Threshold 01 Data

Tx Crc Initialization Pattern All Zero Pattern

Rx Crc Initialization Pattern

All Zero Pattern

Nss Polarity

Nss Polarity Low

Master Ss Idleness00 CycleMaster Inter Data Idleness00 CycleMaster Receiver Auto SuspDisable

Master Keep Io State Master Keep Io State Disable

IO Swap Disabled

#### 7.12. SPI5

**Mode: Full-Duplex Master** 

Hardware NSS Signal: Hardware NSS Output Signal

7.12.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola

Data Size 4 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 2

Baud Rate 32.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Output Hardware
Fifo Threshold Fifo Threshold 01 Data

Tx Crc Initialization Pattern

Rx Crc Initialization Pattern

All Zero Pattern

All Zero Pattern

Nss Polarity

Nss Polarity Low

Master Ss Idleness00 CycleMaster Inter Data Idleness00 CycleMaster Receiver Auto SuspDisable

Master Keep Io State Disable

IO Swap Disabled

#### 7.13. SYS

Timebase Source: SysTick

#### 7.14. UART4

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

7.14.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1

Fifo Mode FIFO mode disable

Txfifo Threshold 1 eighth full configuration

Rxfifo Threshold 1 eighth full configuration

#### **Advanced Features:**

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Data Inversion Disable Disable TX and RX Pins Swapping Overrun Enable DMA on RX Error Enable MSB First Disable

#### 7.15. UART7

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

7.15.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1

Fifo Mode FIFO mode disable

Txfifo Threshold 1 eighth full configuration

Rxfifo Threshold 1 eighth full configuration

**Advanced Features:** 

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Data Inversion Disable TX and RX Pins Swapping Disable Enable Overrun DMA on RX Error Enable MSB First Disable

#### 7.16. USART1

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

7.16.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1

Fifo Mode Disable

Txfifo Threshold 1 eighth full configuration
Rxfifo Threshold 1 eighth full configuration

**Advanced Features:** 

Auto Baudrate Disable

TX Pin Active Level Inversion

RX Pin Active Level Inversion

Disable

Data Inversion

Disable

TX and RX Pins Swapping

Overrun

Enable

DMA on RX Error

Enable

MSB First

Disable

#### 7.17. USART2

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

#### 7.17.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

#### **Advanced Parameters:**

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1
Fifo Mode Disable

Txfifo Threshold 1 eighth full configuration
Rxfifo Threshold 1 eighth full configuration

#### **Advanced Features:**

Auto Baudrate Disable Disable TX Pin Active Level Inversion **RX Pin Active Level Inversion** Disable Data Inversion Disable TX and RX Pins Swapping Disable Enable Overrun DMA on RX Error Enable MSB First Disable

#### 7.18. USART3

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

7.18.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling16 SamplesSingle SampleDisableClockPrescaler1

Fifo Mode Disable

Txfifo Threshold 1 eighth full configuration
Rxfifo Threshold 1 eighth full configuration

**Advanced Features:** 

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Data Inversion Disable TX and RX Pins Swapping Disable Enable Overrun DMA on RX Error Enable MSB First Disable

7.19. USART6

**Mode: Asynchronous** 

Hardware Flow Control (RS232): CTS/RTS

7.19.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable
ClockPrescaler 1
Fifo Mode Disable

Txfifo Threshold 1 eighth full configuration
Rxfifo Threshold 1 eighth full configuration

#### **Advanced Features:**

Auto Baudrate Disable Disable TX Pin Active Level Inversion RX Pin Active Level Inversion Disable Disable Data Inversion Disable TX and RX Pins Swapping Overrun Enable DMA on RX Error Enable MSB First Disable

#### \* User modified value

# 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
DEBUG	PA13(JTMS/ SWDIO)	DEBUG_JTMS- SWDIO	n/a	n/a	n/a	
	PA14(JTCK/ SWCLK)	DEBUG_JTCK- SWCLK	n/a	n/a	n/a	
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PB7	I2C1_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
12C2	PB10	I2C2_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PB11	I2C2_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
I2C3	PC9	I2C3_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PA8	I2C3_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
I2C4	PF14	I2C4_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PF15	I2C4_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
I2C5	PC10	I2C5_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PC11	I2C5_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
RCC	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA15(JTDI)	SPI1_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SPI2	PC1	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC2_C	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB12	SPI2_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB13	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SPI3	PA4	SPI3_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB2	SPI3_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB3(JTDO/T	SPI3_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
	RACESWO) PB4(NJTRS T)	SPI3_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SPI4	PE2	SPI4_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE4	SPI4_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE5	SPI4_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE6	SPI4_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	
SPI5	PF6	SPI5_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PF7	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PF8	SPI5_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PF9	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	
UART4	PB0	UART4_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB14	UART4_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD0	UART4_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD1	UART4_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
UART7	PE7	UART7_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE8	UART7_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE9	UART7_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE10	UART7_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PB15	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA11	USART1_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA12	USART1_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART2	PA0	USART2_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA1	USART2_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART3	PD8	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD9	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD11	USART3_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD12	USART3_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART6	PG8	USART6_RTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC6	USART6_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC7	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PG13	USART6_CTS	Alternate Function Push Pull	No pull-up and no pull-down	Low	

## 8.2. DMA configuration

nothing configured in DMA service

## 8.3. BDMA configuration

nothing configured in DMA service

## 8.4. MDMA configuration

nothing configured in DMA service

## 8.5. NVIC configuration

## 8.5.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
PVD/AVD through EXTI Line detection Interrupt		unused		
Flash global interrupt		unused		
RCC global interrupt		unused		
I2C1 event interrupt		unused		
I2C1 error interrupt		unused		
I2C2 event interrupt		unused		
I2C2 error interrupt		unused		
SPI1 global interrupt	unused			
SPI2 global interrupt	unused			
USART1 global interrupt	unused			
USART2 global interrupt		unused		
USART3 global interrupt		unused		
SPI3 global interrupt		unused		
UART4 global interrupt	unused			
USART6 global interrupt		unused		
I2C3 event interrupt		unused		
I2C3 error interrupt		unused		
FPU global interrupt		unused		
UART7 global interrupt	unused			
SPI4 global interrupt	unused			
SPI5 global interrupt	unused			
I2C4 event interrupt	unused			
I2C4 error interrupt	unused			
HSEM1 global interrupt	unused			
I2C5 event interrupt	unused			
I2C5 error interrupt	unused			

## 8.5.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true

<sup>\*</sup> User modified value

# 9. System Views

9.1. Category view

9.1.1. Current



## 10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00701017.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00603761.pdf

manual

Programming http://www.st.com/resource/en/programming\_manual/DM00237416.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00625312.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00151811.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application\_note/DM00220769.pdf

Application note http://www.st.com/resource/en/application\_note/DM00257177.pdf

Application note http://www.st.com/resource/en/application\_note/DM00272912.pdf

Application note http://www.st.com/resource/en/application\_note/DM00272913.pdf

Application note http://www.st.com/resource/en/application\_note/DM00226326.pdf

Application note http://www.st.com/resource/en/application\_note/DM00236305.pdf

Application note http://www.st.com/resource/en/application\_note/DM00327191.pdf

Application note http://www.st.com/resource/en/application\_note/DM00393275.pdf

Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00407776.pdf Application note http://www.st.com/resource/en/application\_note/DM00380469.pdf http://www.st.com/resource/en/application\_note/DM00354333.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf http://www.st.com/resource/en/application note/DM00431633.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note http://www.st.com/resource/en/application note/DM00535045.pdf Application note http://www.st.com/resource/en/application note/DM00525510.pdf Application note http://www.st.com/resource/en/application\_note/DM00536349.pdf Application note http://www.st.com/resource/en/application\_note/DM00622045.pdf Application note http://www.st.com/resource/en/application\_note/DM00623136.pdf Application note http://www.st.com/resource/en/application\_note/DM00625700.pdf http://www.st.com/resource/en/application\_note/DM00660346.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00663674.pdf Application note http://www.st.com/resource/en/application\_note/DM00725181.pdf