I. Team No: 5

- **II. Members of the team:** Shashank HN, Balusu Devashish, Nelluri Mohan Satwik, Ankit Soni, Joseph John, Kolluri Parimala.
- III. Research Article Title: Networks on Chips: A New SoC Paradigm.

IV. The IC architecture referred in the article is - FPGA/ASIC/SoC.

This article refers to **SoC** (**System-on-Chip**) architecture. It discusses the challenges and methodologies associated with designing complex SoCs, including the integration of processors, controllers, and memory arrays. The article highlights the importance of reliable on-chip interconnections and explores the concept of networks on chips (NoCs) as a paradigm to achieve efficient communication within SoCs.

V. The article has an aim of the solution of: [write a small abstract of the solution provided in the article]

This article presents a comprehensive solution to the challenges faced in designing complex System-on-Chip (SoC) architectures, which integrate various components like processors, controllers, and memory arrays under stringent time-to-market pressures. The primary focus is on improving the interconnection of these components to ensure reliable and efficient communication.

Key Points of the Solution:

Challenges in SoC Design: As SoCs scale in complexity, the physical interconnections between components become a performance and energy consumption bottleneck. Synchronization of components with a single clock source becomes impractical, leading to the adoption of globally asynchronous, locally synchronous (GALS) designs.

Layered Design Approach: The article proposes using a layered design methodology for on-chip micro networks, akin to the protocol stack used in traditional computer networks. This abstraction helps manage the complexity and variability in communication.

Micro network Stack Paradigm: A micro network stack is proposed, which includes layers such as the physical layer, data link layer, network layer, and transport layer. Each layer abstracts the communication process, handling specific tasks like error correction, packet routing, and synchronization.

Addressing Non-Determinism: Due to the inherent unreliability of signal transmission and synchronization issues, the design must account for non-deterministic behaviour. The use of probabilistic metrics and models helps quantify and manage these uncertainties.

Energy Efficiency and Scalability: Energy consumption in communication is a significant concern. The solution emphasizes minimizing energy use by optimizing the communication protocols and leveraging energy-efficient design techniques. The article suggests that future SoC designs will move away from bus-based shared-medium architectures, which are not scalable and energy-efficient, towards point-to-point and switch-based network architectures.

So the proposed solution of using on-chip micro networks with a layered design approach aims to address the critical challenges of synchronization, energy efficiency, and scalability in SoC designs. By adopting network design principles and focusing on both deterministic and stochastic models, the

article provides a robust framework for developing future SoC architectures capable of meeting the increasing demands of telecommunications, multimedia, and consumer electronics applications.

VI. The architecture/block diagram given in the article is: [Provide the diagram: you can copy paste the same]




Fig1: Protocol stack from which the micronetwork stack paradigm can be adapted.




Fig2: Xilinx Virtex II, a field-programmable gate array architecture that exemplifies an indirect network over a heterogeneous fabric.




Fig3: SPIN architecture. R blocks are switches, N blocks are nodes.

VII. The functional description of the solution provided is: [Write a detailed process flow on the functions of the solution]

The adoption of network design principles for System-on-Chip (SoC) architecture presents a compelling approach to addressing the complexities of on-chip communication. By treating an SoC as a micronetwork of components and applying a micronetwork stack paradigm, the design aims to optimize communication efficiency while meeting stringent quality-of-service requirements such as reliability, performance, and energy efficiency.

Key insights include the recognition of SoCs' local proximity and reduced nondeterminism compared to wide area networks, aligning them more closely with high-performance local networks. Energy management emerges as a critical concern, given the increasing energy demands of global on-chip communication despite advancements in device scaling for computation and storage.

The emphasis on design-time specialization allows for tailoring network architectures to specific application domains, enhancing overall performance and flexibility. The envisioned vertical design flow encourages the customization and optimization of each layer of the micronetwork stack, promoting application-specific synthesis and reconfigurable protocols for efficient component interaction.

VIII. The IC Specified has the features in the proposed solution as follows: [List your understanding about the features of the IC]

The features of an integrated circuit (IC), particularly in the context of a field-programmable gate array (FPGA) the Xilinx Virtex II, include:

- 1. **Configurable Logic Blocks (CLBs):** These blocks consist of small logic gates that can be configured to perform a variety of logical functions. They are the basic building blocks for implementing logic circuits within the FPGA.
- 2. **Random Access Memories (RAMs):** On-chip memory blocks that provide storage for data and can be used for implementing caches, buffers, or temporary storage within the FPGA design.
- 3. **Multipliers (MUL):** Dedicated hardware blocks designed for efficient multiplication operations, often used in digital signal processing (DSP) applications.
- 4. **Switches (SWT):** Programmable switches that facilitate the routing of signals between different components of the FPGA. They form the backbone of the interconnect network.
- 5. I/O Buffers (IUB): Interfaces that handle input and output signals, allowing the FPGA to communicate with external devices.
- 6. **Dynamic Clock Managers (DCM):** Components that manage and distribute clock signals throughout the FPGA. They can adjust the frequency, phase, and other properties of the clock signal to optimize performance.
- 7. **Switch Matrix:** A network of switches that connect the programmable elements to the general routing matrix, enabling flexible signal routing within the FPGA.
- 8. **Static Memory Cells:** Memory cells that store configuration bits. These bits control the behavior and connections of the programmable elements, enabling the reconfiguration of the FPGA.
- 9. **Routing Resources:** Infrastructure that allows signals to be routed between different parts of the FPGA.

- 10. **Heterogeneous Fabric:** The FPGA contains a mixture of different types of programmable elements, allowing it to support a wide range of applications and functions.
- 11. **Reconfigurability:** The ability to reprogram the FPGA to perform different tasks or optimize performance for specific applications. This can be done dynamically to adapt to changing workloads or environmental conditions.
- 12. **Programmable Routers and Switches:** Components that can be configured to establish different pathways for data transfer within the FPGA, enabling flexible and efficient communication.
- 13. **Granularity:** The level of detail and complexity of the processing elements and communication channels. In FPGAs, this can range from simple bit-level operations to more complex data transfers.

IX. Prepare and provide a mapping between the IC, its Features along with your learnt EDA modules and specify your understanding.

IC Feature	EDA Module/Process
Configurable Logic Blocks (CLBs)	Synthesis, Place and Route (P&R)
Random Access Memories (RAMs)	Memory Compiler, Place and Route (P&R)
Multipliers (MUL)	DSP Compiler, Place and Route (P&R)
Switches (SWT)	Place and Route (P&R), Switch Configuration
I/O Buffers (IUB)	I/O Planning, Place and Route (P&R)
Dynamic Clock Managers (DCM)	Clock Tree Synthesis (CTS), Timing Analysis
Switch Matrix	Place and Route (P&R), Switch Configuration
Static Memory Cells	Configuration Bitstream Generation
Routing Resources	Place and Route (P&R), Routing Optimization
Heterogeneous Fabric	Synthesis, Place and Route (P&R), Mixed-Mode
	Design
Reconfigurability	Reconfigurable Design Tools, Bitstream
	Generation
Programmable Routers and Switches	Place and Route (P&R), Switch Configuration
Granularity	Synthesis, Place and Route (P&R)

All the features of the IC are mainly processed in the placement and the routing stage whereas some were processed in synthesis stage.