


Architecture of 8085 Microprocessor

- 8085 is an 8-bit general purpose Microprocessor It consists of following functional units:-
- 1) Arithmetic Logical Unit (ALU) : It is used to perform mathematical operation like: Addition, Subtraction, division & multiplication etc.
 - 2) Flag Registers : It is an 8-bit register that stores either 0 or 1 depending upon which value is stored in accumulator.
 - 3) Accumulator : It is used to perform I/O, Arithmetic & logical operation It is connected to ALU & internal data bus.
 - 4) General Purpose Registers : There are 6 general purpose registers which can hold 8-bit values. These are B, C, D, E, M, L
In pair they work as 16-bit registers e.g. BC, DE, HL.
 - 5) Program Counter : It holds the address value of the memory to the next instruction that is to be executed.
It is a 16-bit register.
 - 6) Stack Pointer : It works like stack, In Stack the content of register is stored that is later used in program. It is a 16-bit special register.
 - 7) Temporary Registers : It is 8bit register that hold data values



during Arithmetic & logical operations

8) Instruction register & decoder :- 8bit register holds instruction code that is being decoded.

9) Timing & Control Unit : It controls flow of data from CPU to other devices & also used to control operation performed by microprocessor & devices connected to it.

10) Interrupt control : When a microprocessor is executing a main program & if suddenly an interrupt occurs, microprocessor shift control from main program to process incoming request. There are 5 interrupt in 8085 \rightarrow INTR, TRAP, RST 7.5, RST 6.5, RST 5.5.

11) Address / databus : It is bidirectional & carries the data which is to be stored. Address bus is Unidirectional & carries location where data is to be stored.

12) Serial I/O control : It controls serial data comm. by using Serial input & serial output data.

Instruction Set of 8085

1) Data Transfer Instruction:

- a) MOV: copy content of source register to designated register
e.g. MOV B, C
- b) MVI: 8-bit data stored in designated register. e.g. MVI A, 90H
- c) LDA: content of 16-bit address copied to Accumulator.
e.g. LDA 2000H
- d) LDAX: content of designated register pair point to memory location
↳ copy content of that memory to Accumulator. e.g. LDAX B.
- e) LXI: Load 16 bit data in register pair. e.g. LXI H, 2500H
- f) LDHD: copy content of specified 16-bit address in register L &
content of next memory to register H. e.g. LDHD 32500H
- g) STA: copy content of accumulator to specified 16-bit address
e.g. STA 2050H
- h) STAX: copy content of accumulator to address specified by register
pair. e.g. STAX B.
- i) SHLD: content of L register stored into specified 16-bit address
↳ content of H register stored in next 16-bit address.
e.g. SHLD 1050H
- j) XCHG: content of H & L registers exchange with D & E registers
respectively. e.g. XCHG
- k) SPHL: load content of H & L registers in Stack Pointer Register
e.g. SPHL
- l) XLTHL: content of location (16-bit address) specified by stack
pointer copied to L Register & (SP+1) address content copied to
H Register e.g. XLTHL

- m) PUSH: Content of register pair specified copied into stack pointer as:-
SP is decremented & high order store in it & decremented again & lower order data stored in that location.
e.g. PUSH B.
- n) POP: Content of SP location store to low order Register & increment by 1 to store the content to high order Register & SP increment again. e.g. POP H.
- o) OUT: Content of accumulator copied into specified I/O Port
e.g. OUT F8H.
- p) IN: Content of I/O Port specified are read & reloaded to Accumulator e.g. → IN RCH.

ARITHMETIC INSTRUCTION:

- a) ADD: Content of operand are added to content of accumulator & result stored in Accumulator. e.g. ADD B.
- b) ADL: Content of operand & carry added to Accumulator & result stored in Accumulator e.g. → ADC B.
- c) ADI: 8 bit data added to content of Accumulator & result stored in Accumulator e.g. → ADI 0AH
- d) ACI: 8 bit data & content of carry Added to Accumulator & result stored in Accumulator e.g. → ACI 45H
- e) DAD: 16 bit content of specified register pair added to HL pair & result stored in HL pair. e.g. → DAD H
- f) SUB: Operand content subtracted from accumulator & result stored in Accumulator. e.g. SUB B.
- g) SBB: Operand & Borrow subtracted from accumulator & result

Teacher's Signature _____

storing Accumulator. e.g., SBB B.

- i) SUB: 8 bit data subtract from accumulator & result in accumulator
e.g. SUB 10H
- ii) SBI: 8 bit data & Borrow flag subtracted from content of accumul-
ator & result stored in accumulator e.g., SBI 10H.
- iii) INR: Content of designated Register increment by 1 e.g. INR B.
- iv) INX: Content of designated Register Pair increment by 1 e.g. INX B.
- v) DCR: Content of designated Register decrement by 1 e.g. DCR B
- vi) DXC: Content of designated Register pair decrement by 1 e.g. DXC B
- vii) DAA: Content of accumulator change from binary to 4 bit BCD.
if value of low-order 4 bits is > 9 & if $A[1] = 1$ then add
6 to low order 4 bits
if value of high-order 4 bits is > 9 & $C=1$, add 6 to high
order 4 bits e.g. DAA.

LOGICAL INSTRUCTION:

- a) CMP: Content of operand compare with Accumulator.
 $A \neq$ Operand ($CY=1$) , $A =$ Operand ($Z=1$) , $A >$ Operand ($V=0, Z=0$)
e.g. CMP B.
- b) ANA: Content of Accumulator logically ANDed with operand & result
stored in Accumulator e.g. ANA B
- c) CPI: 8 bit data compare with Accumulator e.g. CPI 10H
- d) ANI: Content of Accumulator ANDed with 8 bit data e.g., ANI 10H
- e) XRA: Content of Accumulator Exclusively ORed with operand &
result stored in Accumulator e.g., XRA B.
- f) XRI: Content of Accumulator Exclusively ORed with 8 bit data
& result stored in Accumulator e.g., XRI 86H

- a) ORA: Content of Accumulator ORed with operand e.g. ORA B
- b) ORI: Content of Accumulator ORed with 8 bit data e.g. ORI 10H
- c) RLC: Each binary bit of Accumulator rotated left by 1 Position without carry e.g. RLC
- d) RCR: Each binary bit of Accumulator rotated Right by 1 Position with carry e.g. RCR
- e) RAL: Each binary bit of Accumulator rotated left by 1 Position with carry e.g. RAL
- f) RAR: Binary bit of Accumulator rotated right by 1 Position with carry e.g. RAR
- g) CMA: Accumulator content Complemented e.g. CMA
- h) CMC: Carry flag is Complemented e.g. CMG
- i) STC: Carry flag set to 1 e.g. STC

BRANCHING INSTRUCTION.

- a) JMP: Program sequence is transferred to memory location specify by 16-bit address given in operand. e.g. JMP 2030H.

Conditionally Jump:-

- JG → Jump on carry
- JP → Jump on Positive
- JNZ → Jump on No zero
- JPO → Jump on Parity odd. (P=0)
- JNC → Jump on no carry
- JM → Jump on min of
- JZ → Jump on zero
- JPE → Jump on Parity even (P=1)

- b) CALL: Program sequence transfer to memory location specify by 16-bit address given in operand. e.g. CALL 2030H

Conditionally CALL:-

- CC → CALL on carry (C=1)
- CNC → CALL on No carry (C=0)



- $(P \rightarrow \text{All on } NC \ (S=0) \rightarrow CM \rightarrow (\text{All on Minus} \ (S=1)) \cdot C7, \text{ CALL on } 2\text{zero} \ (Z=1)$
- $CN2 \rightarrow (\text{ALL on } No \text{ zero} \ (Z=0) \rightarrow CPF \rightarrow (\text{ALL on Parity Even} \ (P=1))$
- $CPO \rightarrow (\text{ALL on Parity odd} \ (P=0))$

c) **RET:** Program sequence transfer from subroutine to calling program.
e.g. → RET

conditional →

- $AC \rightarrow \text{Return on carry} \cdot RNC \rightarrow \text{Return on No carry}$
- $RZ \rightarrow \text{Return on zero} \cdot RNZ \rightarrow \text{Return on No zero}$
- $RP \rightarrow \text{Return on Positive} \cdot RM \rightarrow \text{Return on Minus}$
- $RPE \rightarrow \text{Return on Parity even} \cdot RPO \rightarrow \text{Return on Parity odd.}$

d) **PLHL:** Content of HL copied into PL. e.g. PCHL.

c) **RST:** It is 1 byte instruction used in conjunction with interrupt & insert using ext hardware

CONTROL INSTRUCTION

- **NOP:** No operation is performed. e.g. → NOP
- **HLT:** CPU finish instruction & halts any further e.g. HLT
- **DI:** Interrupt enable is reset & all interrupt except TRAP disable e.g. DI
- **EI:** Interrupt enable is set & all interrupt enabled e.g. EI
- **RIM:** Instruction to read interrupt status & read Serial data input bit e.g. → RIM
- **STM:** It is used to implement 8085 interrupt & serial data output e.g. STM.

Experiment - I

Aim: Write a program in 8085 to add two 8bit Numbers:-

- i) immediate addressing
- ii) direct addressing
- iii) indirect addressing

Algorithm: 1) Start Microprocessor

- 2) Initialize carry as zero
- 3) Load 8 bit into accumulator
- 4) copy content of accumulator in B
- 5) load second 8bit into accumulator
- 6) Add B to accumulator & check for carry
- 7) Jump if No carry
- 8) Increment carry if any
- 9) Store result in memory
- 10) Move carry to Accumulator & store it in next memory location
- 11) Stop execution of program.

Program code:-

- Immediate Addressing

jmp start

start: nop

MVI C, 00H

; Store carry

MVI A, 07H

; First Number

MVI B, 05H

; Second Number

Add B

; Add content of Bin accumulator



Teacher's Signature _____


JNC LOOP	; Jump on Loop if No carry
INR C	; increment C if any carry
Loop: STA 2500H	; Store result in 2500H
MOV A, C	; Move carry in Accumulator
STA 2501H	; Store carry in 2501H
HLT	; Terminate Program.

⇒ Direct Addressing

jmp start	
start: nop	
MOV C, 00H	; Store carry
LDA 2500H	; First No. to Accumulator
MOV B, A	; Move Accumulator to B
LDA 2501H	; Move Second Number to Accumulator
ADD B	; Add B to Accumulator
JNC LOOP	; Jump to Loop if No carry
INR C	; increment carry if any
Loop: STA 2502H	; Store result in 2502H
MOV A, C	; Move carry to Accumulator
STA 2503H	; Store carry in 2503H
HLT	; Terminate the Program.

⇒ Indirect Addition.

jmp start	
start: nop	
MOV C, 00H	; Store carry



```

LXI H, 2500H ; Start Address of 1st number in HLPair
MOV B, M ; Move first number from HLPair location to B
INX H ; Increment HLPair
MOV A, M ; Move Second number in Accumulator
ADD B ; Add B to Accumulator
JNC LOOP ; JUMP to LOOP if no carry
INR C ; Increment C if carry
LOOP: STA 2502H ; Store Result in 2502H
        MOV A, C ; Move carry in Accumulator
        STA 2503H ; Store carry in 2503H.
HLT ; Terminate The Program.
    
```

RESULT: Addition of two 8bit Number are done successfully
 & following results will appear:-

- 1) Immediate :- Input \rightarrow A \rightarrow 07H , B \rightarrow 05H
 OUTPUT \rightarrow 2500H \rightarrow 12H , 2501H \rightarrow 00H (No carry)
- 2) Direct Address -> Input \rightarrow 2500H \rightarrow 254 (FEH)
 2501H \rightarrow 255 (FFH)
 OUTPUT \rightarrow 2502H \rightarrow 253 (FDH)
 2503H \rightarrow 01 (carry)
- 3) Indirect Addressing -> Input \rightarrow 2500H:09H , 2501H \rightarrow 03H
 OUTPUT \rightarrow 2502H :- 12 2503H \rightarrow 00.

Expt. No. 2

Experiment-2

Aim: Write a program for Multiplication & Division of two 8-bit numbers stored in consecutive Memory location


⇒ For MULTIPLICATION

- Algorithm:
- 1) Start Microprocessor
 - 2) Get First number in B
 - 3) Get Second number in C
 - 4) Initialize Accumulator as zero
 - 5) Initialize carry as zero
 - 6) Add B to Accumulator
 - 7) Jump if no carry
 - 8) Increment carry by 1 if any
 - 9) Decrement C & repeat from step 6 till C=0
 - 10) Store multiplied value in accumulator to memory
 - 11) Move carry to Accumulator & store in memory
 - 12) Stop execution of program.

Code:

```

jmp start
start: nop
LXI H, 2500H
MOV B, M      ; Move first number to register B
INX H         ; Increment HL Reg pair
MOV C, M      ; Move Second Number to Register C (count)
LOOP: ADD B   ; Add Content of Register B to Accumulator
        DCR C   ; Decrement C to reduce count.
    
```



Teacher's Signature _____

Expt. No. _____

JNZ LOOP

; Jump to Loop if NO zero

STA 2502H

; Store Result in 2502H

HLT

; Terminate the Program

Result: Multiplication of 9(8 bit Number) done successfully:-Input \rightarrow 2500H \rightarrow 10 (First No.)2506H \rightarrow 9 (Second No.)Output \rightarrow 2502H \rightarrow 90.FOR DIVISION:-

- 1) Start Microprocessor
- 2) Initialize Quotient as 2-0
- 3) Load first 8bit data
- 4) Copy content of Accumulator to B
- 5) Load Second 8bit data
- 6) Compare both values
- 7) Jump if divisor greater than dividend
- 8) Subtract dividend value by divisor value
- 9) Increment Quotient
- 10) Jump to Step 7 till dividend become zero
- 11) Store result in accumulator & store in Memory
- 12) Move remainder to accumulator & store in Memory
- 13) Stop Program.

Code:-

```

jmp start
start: db
        ; Address of Dividend is stored to M1 Pair
LXI H, 2501H
MOV B, M
        ; Move value of Dividend to B Register
MVI C, 00
        ; Clear C for Quotient
        ; Decrement H to get Pointed to divisor location
        ; Move divisor to Accumulator
NEXT: CMP B
        ; Compare Accumulator with Register B
JZ LOOP
        ; Jump to Loop if carry
SUB B
        ; Subtract Accumulator from B
INR C
        ; Increment C
JMP NEXT
        ; Jump to Next
    
```

```

Loop: STA 2503H      ; Store remainder in 2503H
        ; Store content of C to Accumulator
MOV A, C
        ; Store quotient in 2502H
STA 2502H      ; Store quotient in 2502H
    
```

Result: Program for division of two 8-bit no. written successfully

Input → 2500H → 10 (Dividend)
 2501H → 3 (Divisor)

Output → 2502H → 3 (Quotient)
 2503H → 1 (Remainder)

Experiment-3

Aim: Write a program to sort a series of 10 data types in Ascending / Descending order.

Theory & Algorithm:

FOR ASCENDING ORDER:

- 1) Initialize HL pair as memory pointer
- 2) Get count into C register (for bubble sort ($N-1$))
- 3) Copy it in D register.
- 4) Get first value in Accumulator
- 5) Compare it with next location
- 6) If out of order exchange content of Accumulator & Memory.
- 7) Decrement D-register count by 1
- 8) Repeat 5 to 7 till D = 0
- 9) Decrement C-register by 1
- 10) Repeat 3 to 9 till C become zero
- 11) Stop Execution

Code:

```

gmp ilast
ctask:    nop
L1:    9500H      ; Array length address
        mov c, m      ; Array length to C
        dcr c         ; (Array length - 1) to C.

```



MOOTAN

Teacher's Signature _____

REPEAT: MOV D,C ; Move content of C in D
 LXT H, 2501H ; Store address of first element in HL

LOOP: MOV A,M ; Copy content of memory to Accumulator
 INX H ; Increment HL Pair
 CMP M ; Compare Accumulator with Memory
 JL SKIP ; Jump to SKIP if carry
 MOV B,M ; Copy from Memory to B
 MOV M,A ; Move Accumulator to memory
 DIX H ; Decrement HL Pair
 MOV M,B ; Move B to Memory
 INR H ; Increment HL Pair

SKIP: DCR D ; Decrement D
 JNZ LOOP ; Jump to Loop if no zero
 DIR C ; Decrement count
 JNZ REPEAT ; Jump to REPEAT if no zero

 HLT ; Close Program.

RESULT: Program for Ascending order sorting written successfully

OUTPUT

Input : 2500H → 10 , 2506H → 19	2500H → 1	2506H → 15
2501H → 8 , 2507H → 50	2502H → 2	2507H → 19
2502H → 4 , 2508H → 43	2503H → 4	2508H → 43
2503H → 6 , 2509H → 100	2504H → 6	2509H → 50
2504H → 2 , 250AH → 15	2505H → 8	250AH → 100
2505H → 1 ,		

For Descending ORDER

- Algorithm:
 - i) Initialize HL pair as memory pointer
 - ii) Get Count in C ($N-1$) for bubble sort
 - iii) copy it in D register
 - iv) Get first value in Accumulator
 - v) compare with next location
 - vi) if out of order Exchange Accumulator & Memory
 - vii) Decrement D reg by 1
 - viii) Repeat (v) to (vii) till D-reg. become zero.
 - ix) Decrement C reg by 1
 - x) Repeat step (iii) to (ix) till C reg become zero.

Code:

jmp start

start: nop

LXI H, 2500H ; set pointer for array

MOVC M

; load count

DCR C

; Decrement count ($N-1$)

REPEAT: MOVN, C ; Move D reg to D

LXI H, 2501H ; starting address of data array

LOOP: MOVA, M

; copy content of Memory to Accumulator

JNX H


; Increment HL pair

IMPM

; compare Memory with Accumulator

JNC SKIP

; if no carry Jump to SKIP



MOV B, M	; Content of Memory to B-reg.
MOV M, A	; Content of Accumulator to memory
DIX H	; Decrement HL Pair
MOV M, B	; Content of B-reg to Memory
INX H	; Increment HL Pair
 SKIP: DCRD	; Decrement D-reg
JNZ:LOOP	; If no zero Jump to LOOP
DLR C	; Decrement C-reg
JNZ REPEAT	; If no zero Jump to REPEAT
 HLT	; Terminate

Result: Program for descending order written successfully

Input: 2500H → 10	2506H → 19
2501H → 8	2507H → 50
2502H → 4	2508H → 43
2503H → 6	2509H → 100
2504H → 9	250AH → 15
2505H → 1	

Output: 2501H → 100	2506H → 8
2502H → 50	2507H → 6
2503H → 43	2508H → 4
2504H → 19	2509H → 9
2505H → 15	250AH → 1

Experiment - 4


Aim: Find the largest element from an array of n elements.

- Algorithm:
- 1) Load address of first element in HL pair
 - 2) Move count to B-reg
 - 3) Increment pointer
 - 4) Get first data in A-reg
 - 5) Decrement Count
 - 6) Increment Pointer
 - 7) Compare content of Accumulator with memory.
 - 8) If carry = 0 goto 10th else goto 9
 - 9) Move content of Memory to Accumulator
 - 10) Decrement Count
 - 11) If ^{Not} zero go to step 6 & if zero goto next
 - 12) Store result in another memory.
 - 13) Terminate program.

Code:

```
jmp start
start: nop
```

LXI H , 2500H	; No of Element location
MOV B, M	; Store Element count in B
INX H	; Increment HL pair
MOV A, M	; Move first Element to Accumulator
DCR B	; Decrement count (B)



Teacher's Signature _____

Loop2: 9NXH ; Increment HL Pair
 CMP M ; Compare Memory with Accumulator
 JNC LOOP ; Jump to Loop if No carry (Accumulator > M)
 MOV A, M ; Move greater value to Accumulator

Loop1: DCA B ; Decrement B
 JNZ LOOP2 ; Jump to Loop2 until count=0
 STA 250AH ; Store result in 250AH

HLT ; Terminate Program.

RESULT: Program for finding largest element is written successfully.

INPUT: $2500H \rightarrow 5$ OUTPUT $\rightarrow 250AH \rightarrow 255$
 $2501H \rightarrow 100$
 $2502H \rightarrow 255$
 $2503H \rightarrow 40$
 $2504H \rightarrow 90$
 $2505H \rightarrow 10$

Experiment - 5

Aim: Write a program in 8086 to perform following operation on two 16-bit numbers:-

- i) Addition ii) Subtraction iii) multiplication

FOR Addition

Algorithm: 1) Initialize the data segment

- 2) Get first no. in AX
- 3) Get second no in BX
- 4) Initialize reg CL = 0
- 5) Add two number
- 6) Check for carry
- 7) Increment CL if ~~carry~~
- 8) Display result
- 9) Display carry
- 10) Stop

Code: code segment

Assume CS: Code

Start:

MOV AX, 0000H

MOV BX, AX

MOV DX, AX

MOV SI, 3000H

MOV AX, [SI]

INC SI

INC SI

MOV BX, [SI]



```

inc si
inc si
add bx, bx
mov [si], ax
jc l1
inc si
inc si
mov [si], dx
int3
li : inc dx
inc si
inc si
mov [si], dx
int3

```

Code ends

end start

Result :- Program for Addition of 16 bit no in Port is written successfully

Input :-
 3000h :- 12
 3001h :- b1
 3002h :- 12
 3003h :- a6

OUTPUT :- 3004h → 24
 3005h → 68
 3006h → 01 (carry)
 3007h → 00

For Subtraction

- Algorithm:
- i) Initialize data segment
 - ii) Get first no in AX
 - iii) Get second no in BX
 - iv) Subtract two numbers
 - v) Check for borrow
 - vi) Display result
 - vii) Stop

Code:

code segment

assume CS: Code

Start:

mov ax, 0000h

mov bx, ax

mov dx, ax

mov si, 3000h

mov ax, [si]

inc si

inc si

mov bx, [si]

inc si

inc si

sub ax, bx

mov [si], ax

JCL1

inc si



```

inc si
mov [si], dx
int 3
l1: inc dx
    inc si
    inc si
    mov [si], dx
    int 3
code ends
end start

```

RESULT: Program for subtraction of two 16 bit numbers done successfully.


<u>Input:-</u>	3000H → 12	<u>Output:-</u>	3004H :- 00
	3001H → b0		3005H :- 10
	3002H → 12		3006H :- 00
	3003H → a0		3007H :- 00

FOR MULTIPLICATION

- Algorithm:
- i) Initialize data segment
 - ii) Get First no in AX
 - iii) Get Second no in BX as counter
 - iv) Initialize Result = 0
 - v) Result = Result + First Number
 - vi) Decrement BX
 - vii) If count (BX=0) go to step 5

Display Result then Stop

Teacher's Signature _____



Code:

code segment

assume CS: code

start: mov ax, 0000h

mov bx, ax

mov dx, ax

mov cx, ax

mov si, 3000h

mov ax, [si]

mov ix, ax

inc si

inc si

mov bx, [si]

dec bx

inc si

inc si

U: add ax, cx

dec bx

JMP 1

mov [si], ax

int 3

code ends

end start

Result:- Code for multiplication run successfully.

Input: 3000h → CS 3001h → 1b 3002h → 08 3003h → 00

Output: 3004h → 28 3005h → DE

Experiment-6

Aim: write a program in 8086 to generate Fibonacci Series for 10 terms

Algorithm:

- i) Initialize CX with no of terms
- ii) Initialize AX=01h BX=01h
- iii) Move AX to resultant series
- iv) Increment series pointer
- v) Move BX to Memory
- vi) Decrement CX by 1
- vii) Increment memory to next location
- viii) Add AX + BX
- ix) Move AX to memory
- x) MOVE BX to DX
- xi) Move AX to BX
- xii) MOVE AX to BX
- xiii) Decrement CL by 1
- xiv) GF (CL != 0) goto (viii)
- xv) End

Code: code Segment

assume CS:code

start

MOV AX, 0000h

MOV BX, 0001h



Teacher's Signature _____

```

    mov cx, 0010h
    mov si, 3000h
    mov [si], ax
    inc si
    mov [si], bx
    dec cx
    L1: add ax, bx
    inc si
    mov [si], ax
    mov ax, bx
    mov bx, [si]
    dec cx
    jnz L1
    int 3
  
```

code ends

cmd start

Result :- Program for fibonacci executed successfully.

Input :-	ax → 0000h	OUTPUT:-	3000h → 00	3005h → 05
	bx → 0001h		3001h → 01	3006h → 08
	(cx → 0010h)		3002h → 01	3007h → 0D
			3003h → 02	3008h → 15
			3004h → 03	3009h → 22

Experiment-7

Aim: Write a program in 8086 to generate factorial of a 8 bit number.

Algorithm:

- 1) Load no. whose factorial is to be calculated in AX
- 2) Copy content of AX into CX
- 3) Decrement CX by 1
- 4) Multiply CX and AX
- 5) Compare CX with 01H
- 6) If $ZERO = 1$ repeat step 4
- 7) When $Z=1$ mov content to AX to memory
- 8) End Program.

Code: code Segment

Assume CS: code

start:-

```

    MOV SI, 3000H
    MOV AX, [SI]
    MOV BX, AX
    DEC BX
    L1: MUL BX
    DEC BX
    JNZ L1
    INC SI
    MOV [SI], AX
  
```

int 3
code ends
end start

RESULT: code for factorial executed successfully.

Input :→ 3000H → 06
OUTPUT :→ 3001H → 00
3002H → 02

Architecture of 8086

8086 consist of two main Sections -

- 1) Bus Interface Unit
- 2) Execution Unit.


→ 8086 is a 16 bit microprocessor having 20 address lines & 16 data lines that provide upto 1 MB storage, it is available in 3 version based on:-

i) 8086 - 5 MHz ii) 8086 - 2 → 8 MHz iii) 8086 - 1 → 10 MHz

- Both units of 8086 are independent of each other & behave as separate asynchronous operational processor.
- Execution unit contains Arithmetic Logical Unit ; flags When EU decode instruction or execute instruction inside the microprocessor , BIU Prefetch instruction from memory & store them in instrⁿ queue for faster processing.
- upto 6 bytes of instruction stream can be queued.
- Queue act of FIFO buffer b/w BIU & EU.

Execution unit.

- It consists of four 16 bit General purpose register ^{data} can also be used as 8-bit registers.
- Four 16 bit pointer & base register & one 16 bit flag register.



8086 Architecture

General Purpose data Register:

- It can be divided in two parts such as higher & lower part to store 8-bit data.
- AX Register: It is used as a 16-bit accumulator whereas AL is used as a 8-bit accumulator. It is used in division, multiplication & shift & rotate instruction.
- BX Register: It can be used as a memory pointer in DS. It can be used for base, based index or register indirect addressing modes.
- CX Register [CL]: It can be used as a counter in string manipulation & shift/rotate instrn & default counter in loop instrn
- DX Register: It is used in DIV instrn to hold higher word of 32-bit operand & remainder of the division, used in multiplication to hold higher word of 32 bit result.

⇒ Pointers & Base Register: Four 16-bit pointers, base Registers.

- Stack Pointer (SP): Pointing to program stack.
- Base Pointer (BP): Pointing to data in SS.
- Source Index (SI): Used for index, Based-Indexed & register indirect addressing; as well as source data address in string manipulation instrn

• Destination Index (DI) : Used for indexed, ~~direct~~ indexed & register indirect addressing as well as destination data address in string manipulation instruction.

⇒ Flag Registers : Only 1, 16-bit flag Register & set of 16-independent flipflops (FFs) (6 status & 3 control flags)

Status flag:

- i) Zero flag (Z): Result is zero or not, Z=1 for zero & 0 for not zero.
- ii) Carry flag (CY) :- carry bit is generated out of msb.
- iii) Sign flag (S): Result is +ve/-ve 0 for +ve, 1 for -ve.
- iv) Parity flag (P) :- odd parity = 0 , even parity = 1
- v) Auxilliary carry flag (AC) :- convert binary to BCD.
- vi) Overflow flag (OF), if signed result is of more bits than the destination operand then this flag will be set otherwise it will be cleared.

Control flag:

- (i) Trap flag (TF) : If TF=1 single step interrupt occurs of the execution of next instn.

Expt. No. _____

iv) Interrupt Enable (IF) :- Mask or Unmask maskable interrupt.

v) Direction Flag (DF) :- Used in citing related operation.
 auto decrement [SI or DI] = 1
 auto increment = 0

→ BUS INTERFACE UNIT:

- Segment Registers : Memory of 8086 is of 1 MB which is divided into segments, at a time access four segments [CS, SS, DS, ES].
- Each segment is upto 64 kB long
- Each segment is independent & Separately addressable unit.
 ↳ if assigned a Base address which is its starting location in memory
- Segment may be adjacent, disjoint, partially overlapped or fully overlapped.
- These register are used with 16-bit pointer, index & base register to generate the 20-bit physical address.
- Segmented architecture was used in 8086 to keep compatibility with earlier processor 8085.

a) Code Segment (CS) :- 16-bit register, stores base address of 64 kB, to microprocessor instr or program.

- CS is default register used by CPU to access instr from CS
- Can't change directly.
- During execution of far JUMP, far CALL & far RETN instr CS reg. auto updated.



Teacher's Signature _____

- b) **Stack Segment (SS)**: 16 bit register containing offset add. of 64 KB & used as stack memory (LIFO)
- By default, SP & BP are the pointer registers.
 - PUSH & POP are main instrn.
 - Can't be initialized by loading immediate value in SS.
 - Can change directly using POP.
- c) **Data Segment (DS)**: hold logical add of 64 KB long DS, & used to store data.
- Default registers are → AX BX CX DX & index reg (SI, DI)
 - Can't be initialize by loading immediate value is DS, but can be change directly using POP & LDS reg instrn.
- d) **Extra Segment (ES)**: used to store data, it is by default is the destⁿ location for string data which are always pointed by DI reg.
- Can't initialize ES by immediate data, can be change using POP & LES instrn.
 - **Instruction Pointer (IP) & address summation**
IP contains the offset or logical add. of next byte to be need from code segment.