COMP 3315 Quiz 2

1. Convert the given Pseudo code to MIPS code and write it to table. (You are only allowed to use instructions in control table.) (24 pts)

```
1-reg1 = 7

2-reg2 = 5

3-reg3 = reg1 OR reg2

4-reg4 = reg2 - reg1


5-store( reg3,0x00000004)#store reg3 to memaddr=0x00000004

6-load( reg5,0x000000004)#load value in memaddr =0x000000004 to reg5
```

| 1 | | | |
|---|--|--|--|
| 2 | | | |
| 3 | | | |
| 4 | | | |
| 5 | | | |
| 6 | | | |

(Use registers as \$0,\$1 etc. Register 0(\$0) is always 0)


2. Fill the instruction tables with respect to your written MIPS code below: (24ps)



3. For single cycle MIPS processor, you will create an instruction named **swi** (Store Word Immediate) that stores immediate data to a memory location.


The instruction format is as below:

swi addr, immediate



For example: Lets assume Register 1 (\$1) has value of 0x10010000. Instruction swi \$1, 0x1234 will store immediate value 0x1234 to memory address 0x10010000 which is in register \$1.

Explain whether MIPS Single cycle datapath is enough for his instruction, If it is not add necessary new components to Single cycle MIPS datapath on page 3 and fill the values of newly added control signals and alu control signals in the tables on page 4. Write your solution briefly, do your modifications on datapath and fill necessary tables. (52 pts)



MIPS Datapath

| Instruction opcode | Instruction operation | ALUop | Funct field | Desired ALU action | ALU Control |
|--------------------|-----------------------|-------|----------------|--------------------|-------------|
| lw | Load word | 00 | xxx | add | 010 |
| SW | Store word | 00 | xxx | add | 010 |
| swi | Store wordi | | | | |
| addi | Add Imm. | 00 | xxx | add | 010 |
| R-type | Add | 10 | 010 | add | 010 |
| R-type | Subtract | 10 | 011 | subtract | 011 |
| R-type | AND | 10 | 000 | and | 000 |
| R-type | OR | 10 | 001 | or | 001 |

Alu Control Table

| | Op Code | | | | Outputs | | | | | | | | | | |
|----------|---------|-----|-----|-----|---------|--------|------|----------|----------|---------|----------|--------|--------|--------|---|
| INST | Ор3 | Ор2 | Op1 | ОрО | RegDst | ALUSrc | Jump | MemtoReg | RegWrite | MemRead | MemWrite | Branch | ALUOp1 | ALIOp0 | , |
| R-format | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | |
| lw | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | |
| sw | 1 | 0 | 1 | 1 | x | 1 | 0 | x | 0 | 0 | 1 | 0 | 0 | 0 | |
| beq | 0 | 1 | 0 | 0 | х | 0 | 0 | x | 0 | 0 | 0 | 1 | 0 | 1 | |
| addi | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | |
| swi | | | | | | | | | | | | | | | |

Controller Table