

AN2606 Application note

STM32™ microcontroller system memory boot mode

Introduction

The bootloader is stored in the internal boot ROM memory (system memory) of STM32 devices. It is programmed by ST during production. Its main task is to download the application program to the internal Flash memory through one of the available serial peripherals (USART, CAN, USB, I²C, SPI, etc.). A communication protocol is defined for each serial interface, with a compatible command set and sequences.

This document applies to the products listed in *Table 1*. They are referred as STM32 throughout the document.

Type Part number or product series STM32L0 series: STM32L051xx, STM32L052xx, STM32L053xx, STM32L062xx, STM32L063xx STM32L1 series STM32F0 series: STM32F051xx, STM32F031xx, STM32F030xx, STM32F042xx, STM32F07xxx STM32F1 series Microcontrollers STM32F2 series STM32F3 series: - STM32F373xx, STM32F378xx, STM32F358xx, STM32F302xx, STM32F303xx, STM32F318xx, STM32F301xx, STM32F334xx, STM32F328xx STM32F4 series: - STM32F405xx, STM32F407xx, STM32F415xx, STM32F417xx, STM32F427xx, STM32F437xx, STM32F429xx, STM32F439xx, STM32F401xx, STM32F411xx

Table 1. Applicable products

The main features of the bootloader are the following:

- It uses an embedded serial interface to download the code with a predefined communication protocol
- It transfers and updates the Flash memory code, the data, and the vector table sections

This application note presents the general concept of the bootloader. It describes the supported peripherals and hardware requirements to be considered when using the bootloader of STM32 devices. However the specifications of the low-level communication protocol for each supported serial peripheral are documented in separate documents. For specifications of the USART protocol used in the bootloader, refer to AN3155. For the specification of the CAN protocol used in the bootloader, refer to AN3154. For the specification of the DFU (USB device) protocol used in the bootloader, refer to AN3156. For the specification of the I²C protocol used in the bootloader, refer to AN4221. For the specification of the SPI protocol used in the bootloader, refer to AN4286.

November 2014 DocID13801 Rev 20 1/141

Contents AN2606

Contents

1	Rela	ited doc	cuments	. 10
2	Glos	ssary		. 10
3	Gen	eral boo	otloader description	. 13
	3.1	Bootlo	ader activation	. 13
	3.2	Bootlo	ader identification	. 14
	3.3	Hardw	are connection requirements	. 17
	3.4	Bootlo	ader Memory Management	. 19
4	STM	32F10x	xx devices bootloader	. 21
	4.1	Bootlo	ader configuration	. 21
	4.2	Bootlo	ader selection	. 22
	4.3	Bootlo	ader version	. 22
5	STM	32F105	xx/107xx devices bootloader	. 23
	5.1	Bootlo	ader configuration	. 23
	5.2	Bootlo	ader selection	. 25
	5.3	Bootlo	ader version	. 26
		5.3.1	How to identify STM32F105xx/107xx bootloader versions	. 26
		5.3.2	Bootloader unavailability on STM32F105xx/STM32F107xx devices with a date code below 937	. 27
		5.3.3	USART bootloader Get-Version command returns 0x20 instead of 0x22	. 28
		5.3.4	PA9 excessive power consumption when USB cable is plugged in bootloader V2.0	. 28
6	STM	32F10x	xx XL-density devices bootloader	. 29
	6.1	Bootlo	ader configuration	. 29
	6.2	Bootlo	ader selection	. 30
	6.3	Bootlo	ader version	. 30
7	STM	32L1xx	x6(8/B) devices bootloader	. 31
	7.1	Bootlo	ader configuration	. 31



ontents
O

	7.2	Bootloa	ider selection	32	
	7.3	Bootloa	ider version	32	
8	STM	32L1xxx	C devices bootloader	33	
	8.1	Bootloa	der configuration	33	
	8.2	Bootloa	der selection	35	
	8.3	Bootloa	der version	35	
9	STM	32L1xxx	D devices bootloader	36	
	9.1	Bootloa	der configuration	36	
	9.2	Bootloa	der selection	38	
	9.3	Bootloa	ider version	39	
10	STM	32F2xxx	x devices bootloader	. 40	
	10.1	Bootloa	ider V2.x	40	
		10.1.1	Bootloader configuration	40	
		10.1.2	Bootloader selection	41	
		10.1.3	Bootloader version	42	
	10.2	Bootloa	der V3.x	43	
		10.2.1	Bootloader configuration	43	
		10.2.2	Bootloader selection	45	
		10.2.3	Bootloader version	46	
11	STM	32F40xx	x/41xxx devices bootloader	. 47	
	11.1	Bootloa	ider V3.x	47	
		11.1.1	Bootloader configuration	47	
		11.1.2	Bootloader selection	49	
		11.1.3	Bootloader version	50	
	11.2	Bootloa	der V9.x	51	
		11.2.1	Bootloader configuration	51	
		11.2.2	Bootloader selection		
		11.2.3	Bootloader version	56	
12	STM		x and STM32F030x8 devices bootloader		
	12.1	Bootloader configuration 57			
	12.2	Bootloa	der selection	58	



	12.3	Bootloader version
13	STM3	2F03xxx devices bootloader
	13.1	Bootloader configuration
	13.2	Bootloader selection
	13.3	Bootloader version
14	STM3	2F373xx devices bootloader 61
	14.1	Bootloader configuration
	14.2	Bootloader selection
	14.3	Bootloader version
15	STM3	2F302xB(C)/303xB(C) devices bootloader
	15.1	Bootloader configuration 64
	15.2	Bootloader selection
	15.3	Bootloader version
16	STM3	2F378xx devices bootloader
	16.1	Bootloader configuration 67
	16.2	Bootloader selection
	16.3	Bootloader version
17	STM3	2F358xx devices bootloader
	17.1	Bootloader configuration 69
	17.2	Bootloader selection
	17.3	Bootloader version
18	STM3	2F42xxx/43xxx devices bootloader71
	18.1	Bootloader V7.x
		18.1.1 Bootloader configuration
		18.1.2 Bootloader selection
		18.1.3 Bootloader version
	18.2	Bootloader V9.x
		18.2.1 Bootloader configuration
		18.2.2 Bootloader selection
		18.2.3 Bootloader version

19	STM	32F042xx devices bootloader	84
	19.1	Bootloader configuration	84
	19.2	Bootloader selection	85
	19.3	Bootloader version	86
20	STM	32F07xxx devices bootloader	87
	20.1	Bootloader configuration	87
	20.2	Bootloader selection	88
	20.3	Bootloader version	89
21	STM	32F301xx/302x4(6/8) devices bootloader	90
	21.1	Bootloader configuration	90
	21.2	Bootloader selection	92
	21.3	Bootloader version	92
22	STM	32F318xx devices bootloader	93
	22.1	Bootloader configuration	93
	22.2	Bootloader selection	94
	22.3	Bootloader version	95
23	STM	32F303x4(6/8)/334xx/328xx devices bootloader	96
	23.1	Bootloader configuration	96
	23.2	Bootloader selection	97
	23.3	Bootloader version	97
24	STM	32F401xB(C) devices bootloader	98
	24.1	Bootloader configuration	98
	24.2	Bootloader selection	102
	24.3	Bootloader version	103
25	STM	32F401xD(E) devices bootloader	104
	25.1	Bootloader configuration	104
	25.2	Bootloader selection	108
	25.3	Bootloader version	109



26	STM	32F411xx devices bootloader
	26.1	Bootloader configuration110
	26.2	Bootloader selection
	26.3	Bootloader version
27	STM	32L1xxx6(8/B)A devices bootloader116
	27.1	Bootloader configuration116
	27.2	Bootloader selection
	27.3	Bootloader version
28	STM	32L1xxxE devices bootloader118
	28.1	Bootloader configuration118
	28.2	Bootloader selection
	28.3	Bootloader version
29	STM	32L05xxx/06xxx devices bootloader
	29.1	Bootloader configuration
	29.2	Bootloader selection
	29.3	Bootloader version
30	Devi	ce-dependent bootloader parameters
31	Boot	loader timing
	31.1	Bootloader Startup timing
	31.2	USART connection timing
	31.3	USB connection timing
	31.4	I2C connection timing
	31.5	SPI connection timing
32	Revi	sion history

AN2606 List of tables

List of tables

Table 1.	Applicable products	. 1
Table 2.	Bootloader activation patterns	13
Table 3.	Embedded bootloaders	
Table 4.	STM32 F2 and F4 Voltage Range configuration using bootloader	
Table 5.	Supported memory area by Write, Read, Erase and Go Commands	
Table 6.	STM32F10xxx configuration in System memory boot mode	
Table 7.	STM32F10xxx bootloader versions	22
Table 8.	STM32F105xx/107xx configuration in System memory boot mode	23
Table 9.	STM32F105xx/107xx bootloader versions	
Table 10.	STM32F10xxx XL-density configuration in System memory boot mode	29
Table 11.	XL-density bootloader versions	
Table 12.	STM32L1xxx6(8/B) configuration in System memory boot mode	31
Table 13.	STM32L1xxx6(8/B) bootloader versions	32
Table 14.	STM32L1xxxC configuration in System memory boot mode	33
Table 15.	STM32L1xxxC bootloader versions	35
Table 16.	STM32L1xxxD configuration in System memory boot mode	36
Table 17.	STM32L1xxxD bootloader versions	
Table 18.	STM32F2xxxx configuration in System memory boot mode	40
Table 19.	STM32F2xxxx bootloader V2.x versions	42
Table 20.	STM32F2xxxx configuration in System memory boot mode	43
Table 21.	STM32F2xxxx bootloader V3.x versions	46
Table 22.	STM32F40xxx/41xxx configuration in System memory boot mode	47
Table 23.	STM32F40xxx/41xxx bootloader V3.x version	50
Table 24.	STM32F40xxx/41xxx configuration in System memory boot mode	51
Table 25.	STM32F40xxx/41xxx bootloader V9.x version	56
Table 26.	STM32F051xx and STM32F030x8 devices configuration in System memory boot mode .	57
Table 27.	STM32F051xx and STM32F030x8 devices bootloader versions	
Table 28.	STM32F03xxx configuration in System memory boot mode	59
Table 29.	STM32F03xxx bootloader versions	
Table 30.	STM32F373xx configuration in System memory boot mode	
Table 31.	STM32F373xx bootloader versions	
Table 32.	STM32F302xB(C)/303xB(C) configuration in System memory boot mode	
Table 33.	STM32F302xB(C)/303xB(C) bootloader versions	
Table 34.	STM32F378xx configuration in System memory boot mode	
Table 35.	STM32F378xx bootloader versions	
Table 36.	STM32F358xx configuration in System memory boot mode	
Table 37.	STM32F358xx bootloader versions	
Table 38.	STM32F42xxx/43xxx configuration in System memory boot mode	
Table 39.	STM32F42xxx/43xxx bootloader V7.x version	
Table 40.	STM32F42xxx/43xxx configuration in System memory boot mode	
Table 41.	STM32F42xxx/43xxx bootloader V9.x version	
Table 42.	STM32F042xx configuration in System memory boot mode	
Table 43.	STM32F042xx bootloader versions	
Table 44.	STM32F07xxx configuration in System memory boot mode	
Table 45.	STM32F07xxx bootloader versions	
Table 46.	STM32F301xx/302x4(6/8) configuration in System memory boot mode	
Table 47.	STM32F301xx/302x4(6/8) bootloader versions	
Table 48.	STM32F318xx configuration in System memory boot mode	
-	, , , , , , , , , , , , , , , , , , ,	_



List of tables AN2606

Table 49.	STM22E219vy hootlooder versions	05
	STM32F318xx bootloader versions	
Table 50.	STM32F303x4(6/8)/334xx/328xx configuration in System memory boot mode	
Table 51.	STM32F303x4(6/8)/334xx/328xx bootloader versions	
Table 52.	STM32F401xB(C) configuration in System memory boot mode	98
Table 53.	STM32F401xB(C) bootloader version	103
Table 54.	STM32F401xD(E) configuration in System memory boot mode	104
Table 55.	STM32F401xD(E) bootloader version	
Table 56.	STM32F411xx configuration in System memory boot mode	
Table 57.	STM32F411xx bootloader version	
Table 58.	STM32L1xxx6(8/B)A configuration in System memory boot mode	116
Table 59.	STM32L1xxx6(8/B)A bootloader versions	117
Table 60.	STM32L1xxxE configuration in System memory boot mode	118
Table 61.	STM32L1xxxE bootloader versions	121
Table 62.	STM32L05xxx/06xxx configuration in System memory boot mode	122
Table 63.	STM32L05xxx/06xxx bootloader versions	124
Table 64.	Bootloader device-dependent parameters	
Table 65.	Bootloader startup timings of STM32 devices	127
Table 66.	USART bootloader minimum timings of STM32 devices	129
Table 67.	USB bootloader minimum timings of STM32 devices	131
Table 68.	I2C bootloader minimum timings of STM32 devices	132
Table 69.	SPI bootloader minimum timings of STM32 devices	
Table 70.	Document revision history	



AN2606 List of figures

List of figures

Figure 1.	USART Connection	17
Figure 2.	USB Connection	17
Figure 3.	I2C Connection	18
Figure 4.	SPI Connection	18
Figure 5.	CAN Connection	19
Figure 6.	Bootloader for STM32F10xxx with USART1	22
Figure 7.	Bootloader selection for STM32F105xx/107xx devices	25
Figure 8.	Bootloader selection for STM32F10xxx XL-density devices	30
Figure 9.	Bootloader selection for STM32L1xxx6(8/B) devices	32
Figure 10.	Bootloader selection for STM32L1xxxC devices	35
Figure 11.	Bootloader selection for STM32L1xxxD devices	38
Figure 12.	Bootloader V2.x selection for STM32F2xxxx devices	41
Figure 13.	Bootloader V3.x selection for STM32F2xxxx devices	
Figure 14.	Bootloader V3.x selection for STM32F40xxx/41xxx devices	49
Figure 15.	Bootloader V9.x selection for STM32F40xxx/41xxx	55
Figure 16.	Bootloader selection for STM32F051xx and STM32F030x8 devices	58
Figure 17.	Bootloader selection for STM32F03xxx devices	60
Figure 18.	Bootloader selection for STM32F373xx devices	63
Figure 19.	Bootloader selection for STM32F302xB(C)/303xB(C) devices	36
Figure 20.	Bootloader selection for STM32F378xx devices	86
Figure 21.	Bootloader selection for STM32F358xx devices	
Figure 22.	Dual Bank Boot Implementation for STM32F42xxx/43xxx Bootloader V7.x	74
Figure 23.	Bootloader V7.x selection for STM32F42xxx/43xxx	75
Figure 24.	Dual Bank Boot Implementation for STM32F42xxx/43xxx Bootloader V9.x	31
Figure 25.	Bootloader V9.x selection for STM32F42xxx/43xxx	
Figure 26.	Bootloader selection for STM32F042xx	
Figure 27.	Bootloader selection for STM32F07xxx	
Figure 28.	Bootloader selection for STM32F301xx/302x4(6/8)	
Figure 29.	Bootloader selection for STM32F318xx	
Figure 30.	Bootloader selection for STM32F303x4(6/8)/334xx/328xx	
Figure 31.	Bootloader selection for STM32F401xB(C))2
Figure 32.	Bootloader selection for STM32F401xD(E)	
Figure 33.	Bootloader selection for STM32F411xx	
Figure 34.	Bootloader selection for STM32L1xxx6(8/B)A devices	
Figure 35.	Bootloader selection for STM32L1xxxE devices	
Figure 36.	Bootloader selection for STM32L05xxx/06xxx	
Figure 37.	Bootloader Startup timing description	
Figure 38.	USART connection timing description	29
Figure 39.	USB connection timing description	
Figure 40.	I2C connection timing description	
Figure 41.	SPI connection timing description	33



Related documents AN2606

1 Related documents

For each supported product (listed in *Table 1*), please refer to the following documents available from *http://www.st.com*:

- Datasheet or databrief
- Reference manual

2 Glossary

F0 Series:

STM32F051xx and STM32F030x8 devices is used to refer to STM32F051x4, STM32F051x6, STM32F051x8, STM32F030C8 and STM32F030R8 devices.

STM32F03xxx is used to refer to STM32F031x4, STM32F031x6, STM32F030F4, STM32F030C6 and STM32F030K6 devices.

STM32F042xx is used to refer to STM32F042x4 and STM32F042x6 devices.

STM32F07xxx is used to refer to STM32F072x8 and STM32F072xB and STM32F071xB devices.

F1 Series:

STM32F10xxx is used to refer to Low-density, Medium-density, High-density, Low-density value line, Medium-density value line and High-density value line devices:

Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes.

Medium-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 64 and 128 Kbvtes.

High-density devices are STM32F101xx and STM32F103xx microcontrollers where the Flash memory density ranges between 256 and 512 Kbytes.

Low-density value line devices are STM32F100xx microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes.

Medium-density value line devices are STM32F100xx microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes.

High-density value line devices are STM32F100xx microcontrollers where the Flash memory density ranges between 256 and 5128 Kbytes.

STM32F105xx/107xx is used to refer to STM32F105xx and STM32F107xx devices.

STM32F10xxx XL-density is used to refer to STM32F101xx and STM32F103xx devices where the Flash memory density ranges between 768 Kbytes and 1 Mbyte.

F2 Series:

STM32F2xxxx is used to refer to STM32F215xx, STM32F205xx, STM32F207xx and SMT32F217xx devices.



AN2606 Glossary

F3 Series:

STM32F373xx is used to refer to STM32F373x8, STM32F373xB and STM32F373xC devices.

STM32F302xB(C)/303xB(C) is used to refer to STM32F302xB, STM32F302xC, STM32F303xB and STM32F303xC devices.

STM32F378xx is used to refer to STM32F378xC devices.

STM32F358xx is used to refer to STM32F358xC devices.

STM32F301xx/302x4(6/8) is used to refer to STM32F301x4, STM32F301x6, STM32F301x8, STM32F302x4, STM32F302x6 and STM32F302x8 devices.

STM32F318xx is used to refer to STM32F318xC devices.

STM32F303x4(6/8)/334xx/328xx is used to refer to STM32F303x4, STM32F303x6, STM32F303x8, STM32F334x4, STM32F334x6, STM32F334x8, and STM32F328x8 devices.

F4 Series:

STM32F40xxx/41xxx is used to refer to STM32F405xx, STM32F407xx, STM32F415xx and SMT32F417xx devices.

STM32F401xB(C) is used to refer to STM32F401xB and STM32F401xC devices.

STM32F401xD(E) is used to refer to STM32F401xD and STM32F401xE devices.

STM32F411xx is used to refer to STM32F411xD and STM32F411xE devices.

STM32F42xxx/43xxx is used to refer to STM32F427xx, STM32F429xx, STM32F437xx and STM32F439xx devices

L0 Series:

STM32L05xxx/06xxx is used to refer to STM32L051xx, STM32L052xx, STM32L053xx, STM32L062xx and STM32L063xx ultralow power devices.

L1 Series:

STM32L1xxx6(8/B) is used to refer to STM32L1xxV6T6, STM32L1xxV6H6, STM32L1xxR6T6, STM32L1xxR6H6, STM32L1xxC6T6, STM32L1xxC6H6, STM32L1xxV8T6, STM32L1xxV8H6, STM32L1xxR8H6, STM32L1xxC8T6, STM32L1xxC8H6, STM32L1xxC8H6, STM32L1xxC8H6, STM32L1xxRBH6, STM32L1xxRBH6, STM32L1xxCBH6 and STM32L1xxCBH6 ultralow power devices.

STM32L1xxx6(8/B)A is used to refer to STM32L1xxV6T6-A, STM32L1xxV6H6-A, STM32L1xxR6T6-A, STM32L1xxR6H6-A, STM32L1xxC6H6-A, STM32L1xxV8T6-A, STM32L1xxV8H6-A, STM32L1xxV8T6-A, STM32L1xxV8H6-A, STM32L1xxR8H6-A, STM32L1xxC8T6-A, STM32L1xxC8H6-A, STM32L1xxVBT6-A, STM32L1xxVBH6-A, STM32L1xxRBT6-A, STM32L1xxRBH6-A, STM32L1xxCBT6-A and STM32L1xxCBH6-A ultralow power devices.

STM32L1xxxC is used to refer to STM32L1xxVCT6, STM32L1xxVCH6, STM32L1xxRCT6, STM32L1xxUCY6, STM32L1xxCCT6 and STM32L1xxCCU6 ultralow power devices.

STM32L1xxxD is used to refer to STM32L1xxZDT6, STM32L1xxQDH6, STM32L1xxVDT6, STM32L1xxRDY6, STM32L1xxRDT6, STM32L1xxZCT6, STM32L1xxQCH6, STM32L1xxRCY6, STM32L1xxVCT6-A and STM32L1xxRCT6-A ultralow power devices.

STM32L1xxxE is used to refer to STM32L1xxZET6, STM32L1xxQEH6, STM32L1xxVET6, STM32L1xxVET6, and STM32L1xxRET6 ultralow power devices.

Glossary AN2606

Note: BL_USART_Loop refers to the USART Bootloader execution loop.

BL_CAN_Loop refers to the CAN Bootloader execution loop. BL_I2C_Loop refers to the I2C Bootloader execution loop. BL_SPI_Loop refers to the SPI Bootloader execution loop.



3 General bootloader description

3.1 Bootloader activation

The bootloader is activated by applying one of these pattern:

Table 2. Bootloader activation patterns

Condtition	Condition
Pattern1	Boot0(Pin) = 1 and Boot1(Pin) = 0
Pattern2	Boot0(Pin) = 1 and nBoot1(bit) = 1
	Boot0 (Pin)= 1, Boot1(Pin) = 0 and BFB2 (bit) = 1
Pattern3	Boot0(Pin) = 0, BFB2 (bit) = 0 and both banks don't contain valid code
	Boot0(Pin) = 1, Boot1(Pin) = 0, BFB2 (bit) = 0 and both banks don't contain valid code
	Boot0 (Pin)= 1, Boot1(Pin) = 0 and BFB2 (bit) = 1
Pattern4	Boot0(Pin) = 0, BFB2 (bit) = 0 and both banks don't contain valid code
	Boot0(Pin) = 1, Boot1(Pin) = 0 and BFB2 (bit) = 0
	Boot0 (Pin)= 1, Boot1(Pin) = 0 and BFB2 (bit) = 0
Pattern5	Boot0(Pin) = 0, BFB2 (bit) = 1 and both banks don't contain valid code
	Boot0(Pin) = 1, Boot1(Pin) = 0 and BFB2 (bit) = 1
	Boot0(Pin) = 1, nBoot1(bit) = 1 and nBoot0_SW(bit) = 1
Pattern6	nBoot0(bit) = 0, nBoot1(bit) = 1 and nBoot0_SW(bit) = 0
	Boot0(Pin) = 0, nBoot0_SW(bit) = 1 and main flash empty

Note:

The bootloader activation procedure is not the same for all STM32 products. In each STM32 product bootloader section we specify which pattern is used to execute bootloader.

In addition to patterns described below, user might execute Bootloader by performing a jump to system memory from user code (refer to table 64 for system memory address). Before jumping to Bootloader user must:

- Disable all peripheral clocks
- Disable used PLL
- Disable interrupts
- Clear pending interrupts

System memory boot mode can be exited by getting out from bootloader activation condition and generating hardware reset or using Go command to execute user code.

Note:

For some products with dual bank mechanism, the jump to Bootloader might result in jumping again to user code (and thus Bootloader communication protocol is not executed). Please refer to product's "Dual Bank Boot Implementation" flowchart for more details. i.e. In order to jump and execute Bootloader communication protocol, you might configure SYSCFG register by software to map System Memory on address 0x00000000 prior to jumping, when this feature is available.



Note:

if you choose to execute the Go command, the peripheral registers used by the bootloader are not initialized to their default reset values before jumping to the user application. They should be reconfigured in the user application if they are used. So, if the IWDG is being used in the application, the IWDG prescaler value has to be adapted to meet the requirements of the application (since the prescaler was set to its maximum value).

3.2 Bootloader identification

Depending on the STM32 device used, the bootloader may support one or more embedded serial peripherals used to download the code to the internal Flash memory. The bootloader identifier (ID) provides information about the supported serial peripherals.

For a given STM32 device, the bootloader is identified by means of the:

- Bootloader (protocol) version: version of the serial peripheral (USART, CAN, USB, etc.) communication protocol used in the bootloader. This version can be retrieved using the bootloader Get Version command.
- 2. **Bootloader identifier (ID)**: version of the STM32 device bootloader, coded on one byte in the **0xXY** format, where:
 - X specifies the embedded serial peripheral(s) used by the device bootloader:
 - X = 1: one USART is used
 - X = 2: two USARTs are used
 - X = 3: USARTs, CAN and DFU are used
 - X = 4: USARTs and DFU are used
 - X = 5: USARTs and I^2C are used
 - X = 6: I^2C is used
 - X = 7: USARTs, one CAN, DFU and I²C are used
 - X = 8: I^2C and SPI are used
 - X = 9: USARTs, CAN, DFU, I²C and SPI are used
 - X = 10: USARTs, DFU and I²C are used
 - X = 11: USARTs, I²C and SPI are used
 - X = 12: USARTs and SPI are used
 - X = 13: USARTs, DFU, I²C and SPI are used
 - Y specifies the device bootloader version

Let us take the example of a bootloader ID equal to 0x10. This means that it is the first version of the device bootloader that uses only one USART.

The bootloader ID is programmed in the last byte address - 1 of the device system memory and can be read by using the bootloader "Read memory" command or by direct access to the system memory via JTAG/SWD.

The table below provides identification information about the bootloader embedded in STM32 devices.



Table 3. Embedded bootloaders

071400	Device		Supported serial peripherals	Вос	tloader ID	Bootloader (protocol) version
STM32 series				ID	Memory location	
	STM32F051xx a STM32F030x8 d		USART1/USART2	0x21	0x1FFFF7A6	USART (V3.1)
	STM32F03xxx		USART1	0x10	0x1FFFF7A6	USART (V3.1)
F0	STM32F042xx		USART1/USART2/ I2C1/ DFU (USB Device FS)	0xA0	0x1FFFF6A6	USART (V3.1) DFU (V2.2) I2C (V1.0)
	STM32F07xxx		USART1/USART2/ I2C1/ DFU (USB Device FS)	0xA1	0x1FFFF6A6	USART (V3.1) DFU (V2.2) I2C (V1.0)
		Low-density	USART1	NA	NA	USART (V2.2)
		Medium-density	USART1	NA	NA	USART (V2.2)
	071400540	High-density	USART1	NA	NA	USART (V2.2)
	STM32F10xxx	Medium-density value line	USART1	0x10	0x1FFFF7D6	USART (V2.2)
F1		High-density value line	USART1	0x10	0x1FFFF7D6	USART (V2.2)
	STM32F105xx/1	07xx	USART1 / USART2 (remapped) / CAN2 (remapped) / DFU (USB Device)	NA	NA	USART (V2.2 ⁽¹⁾) CAN (V2.0) DFU(V2.2)
	STM32F10xxx X	(L-density	USART1/USART2 (remapped)	0x21	0x1FFFF7D6	USART (V3.0)
			USART1/USART3	0x20	0x1FFF77DE	USART (V3.0)
F2	STM32F2xxxx		USART1/USART3/ CAN2/ DFU (USB Device FS)	0x33	0x1FFF77DE	USART (V3.1) CAN (V2.0) DFU (V2.2)
	STM32F373xx		USART1/USART2/ DFU (USB Device FS)	0x41	0x1FFFF7A6	USART (V3.1) DFU (V2.2)
	STM32F378xx		USART1/USART2/ I2C1	0x50	0x1FFFF7A6	USART (V3.1) I2C (V1.0)
	STM32F302xB(C)/303xB(C)	USART1/USART2/ DFU (USB Device FS)	0x41	0x1FFFF796	USART (V3.1) DFU (V2.2)
F3	STM32F358xx		USART1/USART2/ I2C1	0x50	0x1FFFF796	USART (V3.1) I2C (V1.0)
	STM32F301xx/3	302x4(6/8)	USART1/USART2/ DFU (USB Device FS)	0x40	0x1FFFF796	USART (V3.1) DFU (V2.2)
	STM32F318xx		USART1/USART2/ I2C1/ I2C3	0x50	0x1FFFF796	USART (V3.1) I2C (V1.0)
	STM32F303x4(6	5/8)/334xx/328xx	USART1/USART2/ I2C1	0x50	0x1FFFF796	USART (V3.1) I2C (V1.0)



Table 3. Embedded bootloaders (continued)

STM32		Our and a descript	Вос	tloader ID	Bootloader	
series	Device	Supported serial peripherals	ID	Memory location	(protocol) version	
		USART1/USART3/ CAN2/ DFU (USB Device FS)	0x31	0x1FFF77DE	USART (V3.1) CAN (V2.0) DFU (V2.2)	
	STM32F40xx/41xxx	USART1/USART3/ CAN2 / DFU (USB Device FS) //2C1/I2C2/I2C3/SPI1/ SPI2	0x90	0x1FFF77DE	USART (V3.1) CAN (V2.0) DFU (V2.2) SPI(V1.1) I2C (V1.0)	
		USART1/USART3/ CAN2 /DFU (USB Device FS) / I2C1/I2C2/I2C3	0x70	0x1FFF76DE	USART (V3.1) CAN (V2.0) DFU (V2.2) I2C (V1.0)	
F4	STM32F42xxx/43xxx	USART1/USART3/ CAN2 / DFU (USB Device FS) / I2C1/I2C2/I2C3/SPI1/ SPI2/ SPI4	0x90	0x1FFF76DE	USART (V3.1) CAN (V2.0) DFU (V2.2) SPI(V1.1) I2C (V1.0)	
	STM32F401xB(C)	USART1/USART2/ DFU (USB Device FS)/ I2C1/I2C2/I2C3/ SPI1/SPI2/ SPI3	0xD1	0x1FFF76DE	USART (V3.1) DFU (V2.2) SPI(V1.1) I2C (V1.0)	
	STM32F401xD(E)	USART1/USART2/ DFU (USB Device FS)/ I2C1/I2C2/I2C3/ SPI1/SPI2/ SPI3	0xD1	0x1FFF76DE	USART (V3.1) DFU (V2.2) SPI(V1.1) I2C (V1.1)	
	STM32F411xE	USART1/USART2/ DFU (USB Device FS)/ I2C1/I2C2/I2C3/ SPI1/SPI2/ SPI3	0xD0	0x1FFF76DE	USART (V3.1) DFU (V2.2) SPI(V1.1) I2C (V1.1)	
L0	STM32L05xxx/06xxx	USART1/USART2/SPI 1/ SPI2	0xC0	0x1FF00FFE	USART (V3.1) SPI (V1.1)	
	STM32L1xxx6(8/B)	USART1/USART2	0x20	0x1FF00FFE	USART (V3.0)	
	STM32L1xxx6(8/B)A	USART1/USART2	0x20	0x1FF00FFE	USART (V3.1)	
L1	STM32L1xxxC	USART1/USART2/ DFU (USB Device FS)	0x40	0x1FF01FFE	USART (V3.1) DFU (V2.2)	
	STM32L1xxxD	USART1/USART2/ DFU (USB Device FS)	0x45	0x1FF01FFE	USART (V3.1) DFU (V2.2)	
	STM32L1xxxE	USART1/USART2/ DFU (USB Device FS)	0x40	0x1FF01FFE	USART (V3.1) DFU (V2.2)	


^{1.} For connectivity line devices, the USART bootloader returns V2.0 instead of V2.2 for the protocol version. For more details please refer to the "STM32F105xx and STM32F107xx revision Z" errata sheet available from http://www.st.com.



Hardware connection requirements 3.3

To use the USART bootloader, the host has to be connected to the (RX) and (TX) pins of the desired USARTx interface via a serial cable.

Figure 1. USART Connection



- A Pull-UP resistor should be added, if pull-up resistor are not connected in host side.
- An RS232 transceiver must be connected to adapt voltage level (3.3V 12V) between STM32 device and

Note:

+V typically 3.3 V and R value typically 100KOhm. This value depend on the application and the used hardware.

To use the DFU, connect the microcontroller's USB interface to a USB host (i.e. PC).




Figure 2. USB Connection

This addditional circuit permit to connect a Pull-Up resistor to (DP) pin using VBus when needed. Refer to product section (Table which describe STM32 Configuration in systeme memory boot mode) to know if an external pull-up resistor must be connected to (DP) pin.


Note:

+V typically 3.3 V.This value depend on the application and the used hardware.



To use the I2C bootloader, connect the host (master) and the desired I2Cx interface (slave) togeteher via the data (SDA) and clock (SCL) pins. An 1.8 Kohm pull-up resistor has to be connected to both (SDA) and (SCL) lines.

Figure 3. I2C Connection




Note:

+V typically 3.3 V.This value depend on the application and the used hardware.

To use the SPI bootloader, connect the host (master) and the desired SPIx interface (slave) together via the (MOSI), (MISO) and (SCK) pins. (NSS) pin must be connected to (GND). A pull-down resistor should be connected to (SCK) line.

Figure 4. SPI Connection



Note:

R value typically 10KOhm. These values depend on the application and the used hardware.

To use the CAN interface, the host has to be connected to the (RX) and (TX) pins of the desired CANx interface via CAN transceiver and a serial cable. A 120 ohm resistor should added as terminating resistor.



CAN H TX RX STM32 CAN CAN **CAN Host** Transceiv Transceiv Microcontroller TX RX er CAN L **GND GND** MS35040V1

Figure 5. CAN Connection

Note:

When a bootloader firmware supports DFU, It is mandatory that no USB Host is connected to the USB peripheral during the selection phase of the other interfaces. After selection phase, the user can plug a USB cable without impacting the selected bootloader execution except commands which generate a system reset.

It is recommended to keep the RX pins of unused Bootloader interfaces (USART_RX, SPI_MOSI, CAN_RX and USB D+/D- lines if present) at a known (low or high) level at the startup of the Bootloader (detection phase). Leaving these pins floating during the detection phase might lead to activating unused interface.

3.4 Bootloader Memory Management

All write operations using bootloader commands must only be Word-aligned (the address should be a multiple of 4). The number of data to be written must also be a multiple of 4 bytes (non-aligned half page write addresses are accepted).

Some Products embeds bootloader that has some specific features:

- Some products don't support Mass erase operation. To perform a mass erase operation using bootloader, two options are available:
 - Erase all sectors one by one using the Erase command
 - Set protection level to Level 1. Then, set it to Level 0 (using the Read protect command and then the Read Unprotect command). This operation results in a mass erase of the internal Flash memory.
- Bootloader firmware of STM32 L1 and L0 series supports Data Memory in addition to standard memories (internal Flash, internal SRAM, option bytes and System memory). The start address of this area is 0x08080000 and the size depend on product, please refer to product reference manual for more information. Data memory can be read and written but cannot be erased using the Erase Command. When writing in a Data memory location, the bootloader firmware manages the erase operation of this location before any write. A write to Data memory must be Word-aligned (address to be written should be a multiple of 4) and the number of data must also be a multiple of 4. To erase a Data memory location, you can write zeros at this location.
- Bootloader firmware of STM32 F2 and F4 series supports OTP memory in addition to standard memories (internal Flash, internal SRAM, option bytes and System memory).
 The start address of this area is 0x1FFF7800 and the size depend on product, please refer to product reference manual for more information. OTP memory can be read and written but cannot be erased using Erase command. When writing in an OTP memory



- location, make sure that the relative protection bit (in the last 16 bytes of the OTP memory) is not reset.
- For STM32 F2 and F4 series the internal flash write operation format depends on the voltage range. By default write operation are allowed by one byte format (Half-Word, Word and Double-Word operations are not allowed). To increase the speed of write operation, the user should apply the adequate voltage range that allows write operation by Half-Word, Word or Double-Word and update this configuration on the fly by the bootloader software through a virtual memory location. This memory location is not physical but can be read and written using usual bootloader read/write operations according to the protocol in use. This memory location contains 4 bytes which are described in table below. It can be accessed by 1, 2, 3 or 4 bytes. However, reserved bytes should remain at their default values (0xFF), otherwise the request will be NACKed.

Table 4. STM32 F2 and F4 Voltage Range configuration using bootloader

Address	Size	Description
0xFFFF0000	1 byte	This byte controls the current value of the voltage range. 0x00: voltage range [1.8 V, 2.1 V] 0x01: voltage range [2.1 V, 2.4 V] 0x02: voltage range [2.4 V, 2.7 V] 0x03: voltage range [2.7 V, 3.6 V] 0x04: voltage range [2.7 V, 3.6 V] and double word write/erase operation is used. In this case it is mandatory to supply 9 V through the VPP pin (refer to the product reference manual for more details about the double-word write procedure). Other: all other values are not supported and will be NACKed.
0xFFFF0001	1 byte	Reserved. 0xFF: default value. Other: all other values are not supported and will be NACKed.
0xFFFF0002	1 byte	Reserved. 0xFF: default value. Other: all other values are not supported and will be NACKed.
0xFFFF0003	1 byte	Reserved. 0xFF: default value. Other: all other values are not supported and will be NACKed.

The table below lists the valid memory area depending on the Bootloader commands.

Table 5. Supported memory area by Write, Read, Erase and Go Commands

Memory Area	Write command	Read command	Erase command	Go command
Flash	Supported	Supported	Supported	Supported
RAM	Supported	Supported	Not Supported	Supported
System Memory	Not Supported	Supported	Not Supported	Not Supported
Data Memory	Supported	Supported	Not Supported	Not Supported
OTP Memory	Supported	Supported	Not Supported	Not Supported



4 STM32F10xxx devices bootloader

4.1 Bootloader configuration

The STM32F10xxx bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 6. STM32F10xxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	Clock source	HSI enabled	The system clock is equal to 24 MHz using the PLL.
	RAM	-	512 bytes starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	2 Kbytes starting from address 0x1FFFF000 contain the bootloader firmware.
USART1 bootloader	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 receives.
	USART1_TX pin	Output push-pull	PA9 pin: USART1 transmits.
	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.



4.2 Bootloader selection

The figure below shows the bootloader detection mechanism.




Figure 6. Bootloader for STM32F10xxx with USART1

4.3 Bootloader version

The following table lists the STM32F10xxx devices bootloader versions:

Bootloader version number Description V2.0 Initial bootloader version. - Updated Go Command to initialize the main stack pointer - Updated Go command to return NACK when jump address is in V2.1 the Option byte area or System memory area Updated Get ID command to return the device ID on two bytes Update the bootloader version to V2.1 Updated Read Memory, Write Memory and Go commands to deny access with a NACK response to the first 0x200 bytes of V2.2 RAM memory used by the bootloader Updated Readout Unprotect command to initialize the whole RAM content to 0x0 before ROP disable operation

Table 7. STM32F10xxx bootloader versions

5 STM32F105xx/107xx devices bootloader

5.1 Bootloader configuration

The STM32F105xx/107xx bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 8. STM32F105xx/107xx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 24 MHz using the PLL. This is used only for USART1 and USART2 bootloaders and during CAN2, USB detection for CAN and DFU bootloaders (Once CAN or DFU bootloader is selected, the clock source will be derived from external crystal).
		HSE enabled	The external clock is mandatory only for DFU and CAN bootloaders and it must provide one of the following frequencies: 8 MHz, 14.7456 MHz or 25 MHz. For CAN bootloader, the PLL is used only to generate 48 MHz when 14.7456 MHz is used as HSE. For DFU bootloader, the PLL is used to generate a 48 MHz system clock from all supported external clock frequencies.
		-	The clock security system (CSS) interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock will generate system reset.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	System memory	-	18 Kbytes starting from address 0x1FFF B000 contain the bootloader firmware.
	RAM	-	4 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
USART1 bootloader	USART1_RX pin	Input	PA10 pin: USART1 receives.
	USART1_TX pin	Output push-pull	PA9 pin: USART1 transmits.
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.



Table 8. STM32F105xx/107xx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 receive (remapped pin)
	USART2_TX pin	Output push-pull	PD5 pin: USART2 transmit (remapped pin)
CAN2 bootloader	CAN2	Enabled	Once initialized, the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. Note: CAN1 is clocked during the CAN bootloader execution because in STM32F105xx and STM32F107xx devices, CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB5 pin: CAN2 receives (remapped pin).
	CAN2_TX pin	Output push-pull	PB6 pin: CAN2 transmits (remapped pin).
	USB OTG FS	Enabled	USB OTG FS configured in Forced Device mode
	OTG_FS_VBUS pin	Input or alternate function, automatically controlled by the USB OTG FS controller	PA9: Power supply voltage line
DFU bootloader	OTG_FS_DM pin	Input/Output or	PA11 pin: USB Send-Receive data line
	OTG_FS_DP pin	alternate function, automatically controlled by the USB OTG FS controller	PA12 pin: USB Send-Receive data line. No external Pull-up resistor is required
	Interrupts	Enabled	USB_OTG_FS interrupt vector is enabled and used for USB DFU communication.

The system clock is derived from the embedded internal high-speed RC for USARTx bootloader. This internal clock is used also for DFU and CAN bootloaders but only for the selection phase. An external clock (8 MHz, 14.7456 MHz or 25 MHz.) is required for DFU and CAN bootloader execution after the selection phase.

5.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset System Init (Clock, GPIOs, IWDG, SysTick) Configure USB USB cable Yes Detected no Disable all interrupt sources HSE= 8MHz, 14.7456MHz or USARTx 25 MHz Configure **USART**x no Yes Execute Frame detected on CANx BL USART Loop Reconfigure System for USARTx clock to 48MHz and USB clock to 48 MHz yes HSE= 8MHz, Execute DFU no bootloader using USB 14.7456MHz or 25 MHz interrupts Generate System reset Reconfigure System clock to 48MHz Disable all interrupt sources Configure CAN Execute BL_CAN_Loop for CANx MS35005V1

Figure 7. Bootloader selection for STM32F105xx/107xx devices



5.3 Bootloader version

The following table lists the STM32F105xx/107xx devices bootloader versions:

Table 9. STM32F105xx/107xx bootloader versions

Bootloader version number	Description	
V1.0	Initial bootloader version.	
V2.0	 Bootloader detection mechanism updated to fix the issue when GPIOs of unused peripherals in this bootloader are connected to low level or left floating during the detection phase. For more details please refer to Section 5.3.2. Vector table set to 0x1FFF B000 instead of 0x0000 0000 Go command updated (for all bootloaders): USART1, USART2, CAN2, GPIOA, GPIOB, GPIOD and SysTick peripheral registers are set to their default reset values DFU bootloader: USB pending interrupt cleared before executing the Leave DFU command DFU subprotocol version changed from V1.0 to V1.2 Bootloader version updated to V2.0 	
V2.1	 Fixed PA9 excessive consumption described in Section 5.3.4. Get-Version command (defined in AN3155) corrected. It returns 0x22 instead of 0x20 in bootloader V2.0. Refer to Section 5.3.3 for more details. Bootloader version updated to V2.1 	
V2.2	 Fixed DFU option bytes descriptor (set to 'e' instead of 'g' because it is read/write and not erasable). Fixed DFU polling timings for Flash Read/Write/Erase operations. Robustness enhancements for DFU bootloader interface. Updated bootloader version to V2.2. 	

5.3.1 How to identify STM32F105xx/107xx bootloader versions

Bootloader V1.0 is implemented on devices which date code is below 937 (refer to STM32F105xx and STM32F107xx datasheet for where to find the date code on the device marking). Bootloader V2.0 and V2.1 are implemented on devices with a date code higher or equal to 937.

There are two ways to distinguish between bootloader versions:

 When using the USART bootloader, the Get-Version command defined in AN2606 and AN3155 has been corrected in V2.1 version. It returns 0x22 instead of 0x20 as in bootloader V2.0.



- The values of the vector table at the beginning of the bootloader code are different. The
 user software (or via JTAG/SWD) reads 0x1FFFE945 at address 0x1FFFB004 for
 bootloader V2.0 0x1FFFE9A1 for bootloader V2.1, and 0x1FFFE9C1 for bootloader
 V2.2.
- The DFU version is the following:
 - V2.1 in bootloader V2.1
 - V2.2 in bootloader V2.2.

It can be read through the bcdDevice field of the DFU Device Descriptor.

5.3.2 Bootloader unavailability on STM32F105xx/STM32F107xx devices with a date code below 937

Description

The bootloader cannot be used if the USART1_RX (PA10), USART2_RX (PD6, remapped), CAN2_Rx (PB5, remapped), OTG_FS_DM (PA11), and/or OTG_FS_DP (PA12) pin(s) are held low or left floating during the bootloader activation phase.

The bootloader cannot be connected through CAN2 (remapped), DFU (OTG FS in Device mode), USART1 or USART2 (remapped).

On 64-pin packages, the USART2_RX signal remapped PD6 pin is not available and it is internally grounded. In this case, the bootloader cannot be used at all.

Workaround

- For 64-pin packages
 None. The bootloader cannot be used.
- For 100-pin packages

Depending on the used peripheral, the pins for the unused peripherals have to be kept at a high level during the bootloader activation phase as described below:

- If USART1 is used to connect to the bootloader, PD6 and PB5 have to be kept at a high level.
- If USART2 is used to connect to the bootloader, PA10, PB5, PA11 and PA12 have to be kept at a high level.
- If CAN2 is used to connect to the bootloader, PA10, PD6, PA11 and PA12 have to be kept at a high level.
- If DFU is used to connect to the bootloader, PA10, PB5 and PD6 have to be kept at a high level.

Note:

This limitation applies only to STM32F105xx and STM32F107xx devices with a date code below 937. STM32F105xx and STM32F107xx devices with a date code higher or equal to 937 are not impacted. See STM32F105xx and STM32F107xx datasheet for where to find the date code on the device marking.



5.3.3 USART bootloader Get-Version command returns 0x20 instead of 0x22

Description

In USART mode, the Get-Version command (defined in AN3155) returns 0x20 instead of 0x20.

This limitation is present on bootloader versions V1.0 and V2.0, while it is fixed in bootloader version 2.1.

Workaround

None.

5.3.4 PA9 excessive power consumption when USB cable is plugged in bootloader V2.0

Description

When connecting an USB cable after booting from System-Memory mode, PA9 pin (connected to V_{BUS} =5 V) is also shared with USART TX pin which is configured as alternate push-pull and forced to 0 since the USART peripheral is not yet clocked. As a consequence, a current higher than 25 mA is drained by PA9 I/O and may affect the I/O pad reliability.

This limitation is fixed in bootloader version 2.1 by configuring PA9 as alternate function push-pull when a correct 0x7F is received on RX pin and the USART is clocked. Otherwise, PA9 is configured as alternate input floating.

Workaround

None.

6 STM32F10xxx XL-density devices bootloader

6.1 Bootloader configuration

The STM32F10xxx XL-density is activated by applying pattern3 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader:

Table 10. STM32F10xxx XL-density configuration in System memory boot mode

Bootloader	Feature/peripheral	State	Comment
	Clock source	HSI enabled	The system clock is equal to 24 MHz using the PLL.
	RAM	-	2 Kbytes starting from address 0x2000 0000 are used by the bootloader firmware.
Common to all	System memory	-	6 Kbytes starting from address 0x1FFF E000 contain the bootloader firmware.
bootloaders	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
bootloader	USART1_RX pin	Input	PA10 pin: USART1 receives.
	USART1_TX pin	Output push-pull	PA9 pin: USART1 transmits.
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit.
	USART2_RX pin	Input	PD6 pin: USART2 receives (remapped pins).
	USART2_TX pin	Output push-pull	PD5 pin: USART2 transmits (remapped pins).
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.



6.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset BFB2 bit reset (BFB2 = 0)yes ▼ If Value @0x08080000 is within int. SRAM address Jump to user code in Bank2 no no If Value @0x08000000 is within int. SRAM address Jump to user code in Bank1 Continue Bootloader execution Disable all interrupt sources System Init (Clock, GPIOs, IWDG, SysTick) Configure Yes USARTx 0x7F received on Execute USARTx BL USART Loop for USARTx MS35006V1

Figure 8. Bootloader selection for STM32F10xxx XL-density devices

6.3 Bootloader version

The following table lists the STM32F10xxx XL-density devices bootloader versions:

Table 11. XL-density bootloader versions

Bootloader version number	Description	
V2.1	Initial bootloader version	

7 STM32L1xxx6(8/B) devices bootloader

7.1 Bootloader configuration

The STM32L1xxx6(8/B) bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 12. STM32L1xxx6(8/B) configuration in System memory boot mode

Bootloader	Feature/peripheral	State	Comment
	Clock source	HSI enabled	The system clock is equal to 16 MHz.
	RAM	-	2 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
Common to all	System memory	-	4 Kbytes starting from address 0x1FF00000 contain the bootloader firmware.
bootloaders	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to Voltage Range 1.
USART1	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
bootloader	USART1_RX pin	Input	PA10 pin: USART1 receives.
	USART1_TX pin	Output	PA9 pin: USART1 transmits.
USART2	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit.
bootloader	USART2_RX pin	Input	PD06 pin: USART2 receives.
	USART2_TX pin	Output	PD05 pin: USART2 transmits.
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.



7.2 **Bootloader selection**

The figure below shows the bootloader detection mechanism.

System Reset System Init (Clock, GPIOs, IWDG, SysTick) 0x7F received on **USART**x Disable all interrupt sources Configure USARTx Execute BL_USART_Loop for USARTx MS35007V1

Figure 9. Bootloader selection for STM32L1xxx6(8/B) devices

7.3 **Bootloader version**

The following table lists the STM32L1xxx6(8/B) bootloader versions:

Table 13. STM32L1xxx6(8/B) bootloader versions

Bootloader version number	Description	Known limitations
V2.0	Initial bootloader version.	When a Read Memory command or Write Memory command is issued with an unsupported memory address and a correct address checksum (ie. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (which are the number of bytes to be read/written and its checksum) are considered as a new command and its checksum. ⁽¹⁾

If the "number of data - 1" (N-1) to be read/written is not equal to a valid command code, then the limitation is not perceived from the host since the command is NACKed anyway (as an unsupported new command).



8 STM32L1xxxC devices bootloader

8.1 Bootloader configuration

The STM32L1xxxC bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 14. STM32L1xxxC configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	RCC	HSI enabled	The system clock frequency is 16 MHz using the HSI. This is used only for USART1 and USART2 bootloaders and during USB detection for DFU bootloader (once the DFU bootloader is selected, the clock source is derived from the external crystal).
		HSE enabled	The external clock is mandatory only for the DFU bootloader and must be in the following range: [24, 16, 12, 8, 6, 4, 3, 2] MHz. The PLL is used to generate the USB 48 MHz clock and the 32 MHz clock for the system clock.
Common to all bootloaders		-	The clock security system (CSS) interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates a system reset.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog resets (in case the hardware IWDG option was previously enabled by the user).
	Power		Voltage range is set to Voltage Range 1.
	System memory	-	8 Kbytes starting from address 0x1FF0 0000. This area contains the bootloader firmware.
	RAM	-	4 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity and 1 stop bit.
USART1 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for the USARTx bootloader.



Table 14. STM32L1xxxC configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is 8 bits, even parity and 1 stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode
DFU bootloader	USB_DM pin	Input or alternate	PA11: USB send-receive data line.
	USB_DP pin	function, automatically controlled by the USB	PA12: USB send-receive data line An external pull-up resistor 1.5 Kohm must be connected to USB_DP pin.
	Interrupts	Enabled	USB low priority interrupt vector is enabled and used for USB DFU communication.

The system clock is derived from the embedded internal high-speed RC for the USARTx bootloader. This internal clock is also used the for DFU bootloader but only for the selection phase. An external clock in the range of [24, 16, 12, 8, 6, 4, 3, 2] MHz is required for the execution of the DFU bootloader after the selection phase.

8.2 Bootloader selection

The figure below shows the bootloader detection mechanism.




Figure 10. Bootloader selection for STM32L1xxxC devices

8.3 Bootloader version

The following table lists the STM32L1xxxC devices bootloader versions:

Table 15. STM32L1xxxC bootloader versions

Bootloader version number	Description	Known limitations
V4.0	Initial bootloader version	For the USART interface, two consecutive NACKs instead of 1 NACK are sent when a Read Memory or Write Memory command is sent and the RDP level is active.



9 STM32L1xxxD devices bootloader

9.1 Bootloader configuration

The STM32L1xxxD bootloader is activated by applying pattern4 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 16. STM32L1xxxD configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock frequency is 16 MHz using the HSI. This is used only for USART1 and USART2 bootloaders and during USB detection for DFU bootloader (once the DFU bootloader is selected, the clock source will be derived from the external crystal).
		HSE enabled	The external clock is mandatory only for DFU bootloader and it must be in the following range: [24, 16, 12, 8, 6, 4, 3, 2] MHz. The PLL is used to generate the USB 48 MHz clock and the 32 MHz clock for the system clock.
		-	The clock security system (CSS) interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power		Voltage range is set to Voltage Range 1.
	System memory	-	8 Kbytes starting from address 0x1FF0 0000. This area contains the bootloader firmware.
	RAM	-	4 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
USART1 bootloader	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.

Table 16. STM32L1xxxD configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2 Enabled		Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode
	USB_DM pin	Input or alternate	PA11: USB Send-Receive data line
DFU bootloader	USB_DP pin	function, automatically controlled by the USB	PA12: USB Send-Receive data line An external pull-up resistor 1.5 Kohm must be connected to USB_DP pin.
	Interrupts	Enabled	USB Low Priority interrupt vector is enabled and used for USB DFU communication.

The system clock is derived from the embedded internal high-speed RC for USARTx bootloader. This internal clock is used also for DFU bootloader but only for the selection phase. An external clock in the range of [24, 16, 12, 8, 6, 4, 3, 2] MHz is required for DFU bootloader execution after the selection phase.



9.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset BFB2 bit reset (BFB2 = 0)Protection level2 enabled If Value @0x08030000 is within int. SRAM yes address Jump to user code in Bank2 If Value no @0x08030000 is within int. SRAM If Value address Jump to user code @0x08000000 is in Bank2 within int. SRAM address Jump to user code no in Bank1 If Value @0x08000000 is Continue Bootloader execution within int. SRAM address Jump to user code Disable all in Bank1 interrupt sources no CPU blocked System Init (Clock, GPIOs, (halted) IWDG, SysTick) Configure USB USB cable Generate System HSE detected Detected reset Yes no Configure Yes **USART**x Reconfigure System 0x7F received on clock to 32MHz and **USART**x USB clock to 48 MHz Execute no BL USART Loop for USARTx **Execute DFU** bootloader using USB interrupts MS35009V2

Figure 11. Bootloader selection for STM32L1xxxD devices



9.3 Bootloader version

The following table lists the STM32L1xxxD devices bootloader versions:

Table 17. STM32L1xxxD bootloader versions

Bootloader version number	Description	Known limitations
V4.1	Initial bootloader version	 In the bootloader code the PA13 (JTMS/SWDIO) I/O output speed is configured to 400 KHz, as consequence some debugger can not connect to the device in Serial Wire mode when the bootloader is running. When the DFU bootloader is selected, the RTC is reset and thus all RTC information (calendar, alarm,) will be lost including backup registers. Note: When the USART bootloader is selected there is no change on the RTC configuration (including backup
		registers). - Stack overflow by 8 bytes when
		jumping to Bank1/Bank2 if BFB2=0 or when Read Protection level is set to 2. Workaround: the user code should force in the startup file the top of stack address before to jump to the main program. This can be done in the "Reset_Handler" routine.
V4.2	Fix V4.1 limitations (available on Rev.Z devices only.)	 When the Stack of the user code is placed outside the SRAM (ie. @ 0x2000C000) the bootloader cannot jump to that user code which is considered invalid. This might happen when using compilers which place the stack at a non-physical address at the top of the SRAM (ie. @ 0x2000C000). Workaround: place manually the stack at a physical address.
V4.5	Fix V4.2 limitations. DFU interface robustness enhancements (available on Rev.Y devices only).	- For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active.



10 STM32F2xxxx devices bootloader

Two bootloader versions are available on STM32F2xxxx devices:

- V2.0 supporting USART1 and USART3
 This version is embedded in STM32F2xxxx devices revision B.
- V3.2 supporting USART1, USART3, CAN2 and DFU (USB FS Device)
 This version is embedded in STM32F2xxxx devices revision X and Y.

10.1 Bootloader V2.x

10.1.1 Bootloader configuration

The STM32F2xxxx bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 18. STM32F2xxxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	Clock source	HSI enabled	The system clock is equal to 24 MHz.
	RAM	-	8 Kbytes starting from address 0x2000 0000.
	System memory	-	30688 bytes starting from address 0x1FFF 0000 contain the bootloader firmware.
Common to all bootloaders	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal Flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.
USART1	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
bootloader	USART1_RX pin	Input	PA10 pin: USART1 receives.
	USART1_TX pin	Output	PA9 pin: USART1 transmits.
USART3	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity and 1 Stop bit.
bootloader (on PC10/PC11)	USART3_RX pin	Input	PC11 pin: USART3 receives.
1010/1011)	USART3_TX pin	Output	PC10pin: USART3 transmits.


Bootloader	Feature/Peripheral	State	Comment
USART3	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity and 1 Stop bit
bootloader (on PB10/PB11)	USART3_RX pin	Input	PB11 pin: USART3 receives.
1 510/1 511)	USART3_TX pin	Output	PB10 pin: USART3 transmits.
USART1 and USART3 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

Table 18. STM32F2xxxx configuration in System memory boot mode (continued)

The system clock is derived from the embedded internal high-speed RC. No external quartz is required for the bootloader code.

10.1.2 Bootloader selection

The figure below shows the bootloader detection mechanism.



10.1.3 Bootloader version

This following table lists the STM32F2xxxx devices V2.x bootloader versions:

Table 19. STM32F2xxxx bootloader V2.x versions

Bootloader version number	Description	Known limitations
V2.0	Initial V2.x bootloader version	When a Read Memory command or Write Memory command is issued with an unsupported memory address and a correct address checksum (ie. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (which are the number of bytes to be read/written and its checksum) are considered as a new command and its checksum. For the CAN interface, the Write Unprotect command is not functional. Instead you can use Write Memory command and write directly to the option bytes in order to disable the write protection. (1)

If the "number of data - 1" (N-1) to be read/written is not equal to a valid command code (0x00, 0x01, 0x02, 0x11, 0x21, 0x31, 0x43, 0x44, 0x63, 0x73, 0x82 or 0x92), then the limitation is not perceived from the host since the command is NACKed anyway (as an unsupported new command).



10.2 Bootloader V3.x

10.2.1 Bootloader configuration

The STM32F2xxxx bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 20. STM32F2xxxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	RCC	HSI enabled	The system clock is equal to 24 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USARTx interfaces are selected (once CAN or DFU bootloader is selected, the clock source will be derived from external crystal).
		HSE enabled	The system clock is equal to 60 MHz. The HSE clock source is used only when the CAN or the DFU (USB FS Device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
Common to all bootloaders		-	The Clock Security System (CSS) interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	8 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	30688 bytes starting from address 0x1FF0 0000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal Flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.



Table 20. STM32F2xxxx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
USART1 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART3 bootloader	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity and 1 Stop bit.
(on PB10/PB11)	USART3_RX pin	Input	PB11 pin: USART3 in reception mode
	USART3_TX pin	Output	PB10pin: USART3 in transmission mode
USART3 bootloader	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity and 1 Stop bit.
(on PC10/PC11)	USART3_RX pin	Input	PC11 pin: USART3 in reception mode
	USART3_TX pin	Output	PC10pin: USART3 in transmission mode
USART1 and USART3 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized, the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. Note: CAN1 is clocked during CAN2 bootloader execution because STM32F2xxxx CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB05 pin: CAN2 in reception mode
	CAN2_TX pin	Output	PB13pin: CAN2 in transmission mode
	USB_OTG_FS	Enabled	USB OTG FS configured in Forced Device mode. USB_OTG_FS interrupt vector is enabled and used for USB DFU communications.
DFU bootloader	USB_OTG_FS_DM pin	Input/Output	PA11 pin: USB OTG FS DM line
	USB_OTG_FS_DP pin	Input/Output	PA12pin: USB OTG FS DP line. No external Pull-up resistor is required
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the external clock frequency. Once the external clock frequency is determined, the RCC system is configured to operate at 60 MHz system clock (using PLL).

The system clock is derived from the embedded internal high-speed RC for USARTx bootloaders. This internal clock is also used for CAN and DFU (USB FS Device) but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

10.2.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset Disable all yes System Init (Clock, GPIOs, interrupt sources IWDG, SysTick) Configure Configure USB OTG FS USARTx device Execute 0x7F received on BL_USART_Loop for USARTx USARTx -yesno HSE detected Frame detected no on CANx pin yes yes no HSE detected Disable all no interrupt sources Generate System USB cable reset Reconfigure System Yes Detected clock to 60MHz Reconfigure System clock to 60MHz and Configure CAN USB clock to 48 MHz Execute Execute DFU BL_CAN_Loop for bootloader using USB CANx interrupts MS35011V1

Figure 13. Bootloader V3.x selection for STM32F2xxxx devices

10.2.3 Bootloader version

The following table lists the STM32F2xxxx devices V3.x bootloader versions:

Table 21. STM32F2xxxx bootloader V3.x versions

Bootloader version number	Description	Known limitations
V3.2	Initial V3.x bootloader version.	 When a Read Memory command or Write Memory command is issued with an unsupported memory address and a correct address checksum (ie. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (which are the number of bytes to be read/written and its checksum) are considered as a new command and its checksum⁽¹⁾. Option bytes, OTP and Device Feature descriptors (in DFU interface) are set to "g" instead of "e" (not erasable memory areas).
V3.3	Fix V3.2 limitations. DFU interface robustness enhancement.	 For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active.

^{1.} If the "number of data - 1" (N-1) to be read/written is not equal to a valid command code (0x00, 0x01, 0x02, 0x11, 0x21, 0x31, 0x43, 0x44, 0x63, 0x73, 0x82 or 0x92), then the limitation is not perceived from the host since the command is NACKed anyway (as an unsupported new command).



11 STM32F40xxx/41xxx devices bootloader

11.1 Bootloader V3.x

11.1.1 Bootloader configuration

The STM32F40xxx/41xxx bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 22. STM32F40xxx/41xxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI enabled	The system clock is equal to 24 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USARTx interfaces are selected (once CAN or DFU bootloader is selected, the clock source will be derived from external crystal).
	RCC	HSE enabled	The system clock is equal to 60 MHz. The HSE clock source is used only when the CAN or the DFU (USB FS Device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
Common to all bootloaders		-	The Clock Security System (CSS) interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	8 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
	System memory	-	30688 bytes starting from address 0x1FFF 0000 contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal Flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.



Table 22. STM32F40xxx/41xxx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
USART1 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART3 bootloader	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity and 1 Stop bit.
(on PB10/PB11)	USART3_RX pin	Input	PB11 pin: USART3 in reception mode
	USART3_TX pin	Output	PB10pin: USART3 in transmission mode
USART3 bootloader	USART3	Enabled	Once initialized, the USART3 configuration is: 8 bits, even parity and 1 Stop bit.
(on PC10/PC11)	USART3_RX pin	Input	PC11 pin: USART3 in reception mode
	USART3_TX pin	Output	PC10pin: USART3 in transmission mode
USART1 and USART3 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized, the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. Note: CAN1 is clocked during CAN2 bootloader execution because STM32F40xxx/41xxx CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB05 pin: CAN2 in reception mode
	CAN2_TX pin	Output	PB13pin: CAN2 in transmission mode
	USB_OTG_FS	Enabled	USB OTG FS configured in Forced Device mode. USB_OTG_FS interrupt vector is enabled and used for USB DFU communications.
DFU bootloader	USB_OTG_FS_DM pin	Input/Output	PA11 pin: USB OTG FS DM line
	USB_OTG_FS_DP pin	Input/Output	PA12 pin: USB OTG FS DP line. No external Pull-up resistor is required
CAN2 and DFU bootloaders	TIM11	Enabled	This timer is used to determine the value of the external clock frequency. Once the external clock frequency is determined, the RCC system is configured to operate at 60 MHz system clock (using PLL).

The system clock is derived from the embedded internal high-speed RC for USARTx bootloaders. This internal clock is also used for CAN and DFU (USB FS Device) but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

11.1.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset Disable all yes System Init (Clock, GPIOs, interrupt sources IWDG, SysTick) Configure Configure USB OTG FS USARTx device Execute BL USART Loop 0x7F received on for USARTx **USART**x no HSE detected Frame detected no on CANx pin yes yes no ▼ HSE detected Disable all no interrupt sources Generate System USB cable Yes reset Reconfigure System Detected clock to 60MHz Reconfigure System clock to 60MHz and Configure CAN USB clock to 48 MHz Execute Execute DFU BL CAN Loop for bootloader using USB CANx interrupts MS35012V1

Figure 14. Bootloader V3.x selection for STM32F40xxx/41xxx devices


11.1.3 Bootloader version

The following table lists the STM32F40xxx/41xxx devices V3.x bootloader versions:

Table 23. STM32F40xxx/41xxx bootloader V3.x version

Bootloader version number	Description	Known limitations
V3.0	Initial bootloader version.	 When a Read Memory command or Write Memory command is issued with an unsupported memory address and a correct address checksum (ie. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (which are the number of bytes to be read/written and its checksum) are considered as a new command and its checksum⁽¹⁾. Option bytes, OTP and Device Feature descriptors (in DFU interface) are set to "g" instead of "e" (not erasable memory areas).
V3.1	Fix V3.0 limitations. DFU interface robustness enhancement.	 For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active. For the CAN interface, the Write Unprotect command is not functional. Instead you can use Write Memory command and write directly to the option bytes in order to disable the write protection.

If the "number of data - 1" (N-1) to be read/written is not equal to a valid command code (0x00, 0x01, 0x02, 0x11, 0x21, 0x31, 0x43, 0x44, 0x63, 0x73, 0x82 or 0x92), then the limitation is not perceived from the host since the command is NACKed anyway (as an unsupported new command).



11.2 Bootloader V9.x

11.2.1 Bootloader configuration

The STM32F40xxx/41xxx bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 24. STM32F40xxx/41xxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI enabled	The system clock is equal to 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interfaces are selected (once CAN or DFUbootloader is selected, the clock source will be derived from external crystal).
	RCC	HSE enabled	The system clock is equal to 60 MHz. The HSE clock source is used only when the CAN or the DFU (USB FS Device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
Common to all		-	The Clock Security System (CSS) interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
bootloaders	RAM	-	12 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	30424 bytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal Flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.



Table 24. STM32F40xxx/41xxx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART3	USART3	Enabled	Once initialized the USART3 configuration is: 8-bits, even parity and 1 Stop bit
bootloader (on PB10/PB11)	USART3_RX pin	Input	PB11 pin: USART3 in reception mode
1 510/1 511)	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode
USART3	USART3	Enabled	Once initialized the USART3 configuration is: 8-bits, even parity and 1 Stop bit
bootloader (on PC10/PC11)	USART3_RX pin	Input	PC11 pin: USART3 in reception mode
FC10/FC11)	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode
USART1 and USART3 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. Note: CAN1 is clocked during CAN2 bootloader execution because STM32F40xxx/41xxxCAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB05 pin: CAN2 in reception mode
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode
	12C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x74, analog filter ON.
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain mode.
	12C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x74, analog filter ON.
I2C2 bootloader	I2C2_SCL pin	Input/output	PF0 pin: clock line is used in open-drain mode.
	I2C2_SDA pin	Input/output	PF1 pin: data line is used in open-drain mode.

Table 24. STM32F40xxx/41xxx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	12C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x74, analog filter ON.
I2C3 bootloader	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain mode.
	I2C3_SDA pin	INDUI/OUIDUI	PC9 pin: data line is used in open-drain mode.
	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: Slave data Input line, used in Push-pull pull-down mode
SPI1 bootloader	SPI1_MISO pin	Output	PA6 pin: Slave data output line, used in Push-pull pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in Push-pull pull-down mode
	SPI1_NSS pin	Input	PA4 pin: Slave Chip Select pin used in Push-pull pull-down mode.
SPI2	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
	SPI2_MOSI pin	Input	PI0 pin: Slave data Input line, used in Push- pull pull-down mode
SPI2 bootloader	SPI2_MISO pin	Output	PI1 pin: Slave data output line, used in Push-pull pull-down mode
	SPI2_SCK pin	Input	PI2 pin: Slave clock line, used in Push-pull pull-down mode
	SPI2_NSS pin	Input	PI3 pin: Slave Chip Select pin used in Push-pull pull-down mode.



Table 24. STM32F40xxx/41xxx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
DFU bootloader	USB_OTG_FS	Enabled	USB OTG FS configured in Forced Device mode. USB_OTG_FS interrupt vector is enabled and used for USB DFU communications.
	USB_OTG_FS_DM pin	Input/Output	PA11 pin: USB OTG FS DM line
	USB_OTG_FS_DP pin	Input/Output	PA12 pin: USB OTG FS DP line. No external Pull-up resistor is required
			This timer is used to determine the value of the external clock frequency.
	TIM11	Enabled	Once the external clock frequency is determined, the RCC system is configured to operate at 60 MHz system clock (using PLL).

The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx and SPIx bootloaders. This internal clock is also used for CAN and DFU (USB FS Device) but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

11.2.2 Bootloader selection

The figures below shows the bootloader selection mechanism.

System Reset System Init (Clock, GPIOs, IWDG, SysTick) Configure USB OTG FS device Configure I2Cx Disable all interrupt sources Configure SPIx Configure yes **USART**x Execute 0x7F received on BL_USART_Loo **USART**x p for USARTx ves Frame detected on CANx HSE detected yes HSE detected no Generate System yes Yes reset USB cable Detected Reconfigure System clock to 60MHz and Disable all Disable all interrupt interrupt sources USB clock to 48 MHz no sources no yes Reconfigure System clock to 60MHz **Execute DFU** Execute
BL_I2C_Loop for 12Cx Address bootloader using Detected = 0x72USB interrupts I2Cx Configure CAN no Execute Disable all BL_CAN_Loop for interrupt sources CANx Plx detects Synchro mechanism Execute BL SPI Loop for SPIx MS35012V1

Figure 15. Bootloader V9.x selection for STM32F40xxx/41xxx



11.2.3 Bootloader version

The following table lists the STM32F40xxx/41xxx devices V9.x bootloader versions.

Table 25. STM32F40xxx/41xxx bootloader V9.x version

Bootloader version number	Description	Known limitations
V9.0	This bootloader is an updated version of Bootloader v3.1. This new version of bootloader supports I2C1, I2C2, I2C3, SPI1 and SPI2 interfaces. The RAM used by this bootloader is increased from 8Kb to 12Kb. The ID of this bootloader is 0x90. The connection time is increased.	 For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active. For the CAN interface, the Write Unprotect command is not functional. Instead you can use Write Memory command and write directly to the option bytes in order to disable the write protection.



12 STM32F051xx and STM32F030x8 devices bootloader

12.1 Bootloader configuration

The STM32F051xx and STM32F030x8 devices bootloader is activated by applying pattern2 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 26. STM32F051xx and STM32F030x8 devices configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	Clock Source	HSI Enabled	The System clock is equal to 24 MHz (using PLL clocked by HSI). 1 Flash Wait State.
	RAM	-	2 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
Common to all bootloaders	System memory	-	3 Kbytes starting from address 0x1FFFEC00, contain the bootloader firmware.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset in case the hardware IWDG option was previously enabled by the user.
USART1	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity and 1 Stop bit.
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode.
USART2	USART2	Enabled	Once initialized, the USART2 configuration is 8 bits, even parity and 1 Stop bit.
bootloader	USART2_RX pin	Input	PA15 pin: USART2 in reception mode.
	USART2_TX pin	Output	PA14 pin: USART2 in transmission mode.
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.

Note:

After the STM32F051xx and STM32F030x8 devices have booted in bootloader mode, the serial wire debug (SWD) communication is no more possible until the system is reset, because SWD uses PA14 pin (SWCLK) which is already used by the bootloader (USART2_TX).



12.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset

System Init (Clock, GPIOs, IWDG, SysTick)

Ox7F received on USARTx

Pes

Configure
USARTx

Execute
BL_USART_Loop
for USARTx

MS35014V1

Figure 16. Bootloader selection for STM32F051xx and STM32F030x8 devices

12.3 Bootloader version

The following table lists the STM32F051xx and STM32F030x8 devices bootloader versions.

Table 27. STM32F051xx and STM32F030x8 devices bootloader versions

Bootloader version number	Description	Known limitations
V2.1	Initial bootloader version	When the user application configures a value of HSI TRIM bits (in RCC_CR register) and then jumps to the bootloader, the HSITRIM value is reset to its default value (0) at bootloader startup. For the USART interface, two consecutive NACKs instead of 1 NACK are sent when a Read Memory or Write Memory command is sent and the RDP level is active.



13 STM32F03xxx devices bootloader

13.1 Bootloader configuration

The STM32F03xxx bootloader is activated by applying pattern2 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 28. STM32F03xxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	Clock Source	HSI Enabled	The System clock is equal to 24 MHz (using PLL clocked by HSI). 1 Flash Wait State.
	RAM	-	2 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
Common to all bootloaders	System memory	-	3 Kbytes starting from address 0x1FFFEC00 contain the bootloader firmware.
	IWDG -	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset in case the hardware IWDG option was previously enabled by the user.
USART1 USART1	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity and 1 Stop bit.
bootloader (on PA10/PA9)	USART1_RX pin	Input	PA10 pin: USART1 in reception mode.
1 A 10/1 A3)	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode.
USART1 bootloader (on PA14/PA15)	USART1	Enabled	Once initialized, the USART1 configuration is 8 bits, even parity and 1 Stop bit.
	USART1_RX pin	Input	PA15 pin: USART1 in reception mode.
1 (14/1 (13)	USART1_TX pin	Output	PA14 pin: USART1 in transmission mode.
USART1 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.

Note:

After the STM32F03xxx devices has booted in bootloader mode, serial wire debug (SWD) communication is no longer possible until the system is reset. This is because the SWD uses the PA14 pin (SWCLK) which is already used by the bootloader (USART1_TX).



13.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset

System Init (Clock, GPIOs, IWDG, SysTick)

Disable all interrupt sources

Configure USARTx

Execute BL_USART_Loop for USARTx

Figure 17. Bootloader selection for STM32F03xxx devices

13.3 Bootloader version

The following table lists the STM32F03xxx devices bootloader versions.

Table 29. STM32F03xxx bootloader versions

14 STM32F373xx devices bootloader

14.1 Bootloader configuration

The STM32F373xx bootloader is activated by applying pattern2 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 30. STM32F373xx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI enabled	At startup, the system clock frequency is configured to 48 MHz using the HSI. If an external clock (HSE) is not present, the system is kept clocked from the HSI.
		HSE enabled	The external clock can be used for all bootloader interfaces and should have one the following values 24, 18,16, 12, 9, 8, 6, 4, 3 MHz. The PLL is used to generate the USB 48 MHz clock and the 48 MHz clock for the system clock.
		-	The clock security system (CSS) interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	System memory	-	8 Kbytes starting from address 0x1FFFD800. This area contains the bootloader firmware
	RAM	-	5 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
USART1 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode



razio dei d'imezi d'essa dennigaration in dydieni memory additimeda (dentimada)			
Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode
DFU bootloader	USB_DM pin	Alternate function	PA11: USB Send-Receive data line
	USB_DP pin	Alternate function, automatically controlled by the USB	PA12: USB Send-Receive data line An external pull-up resistor 1.5 Kohm must be connected to USB_DP pin.
	Interrupts	Enabled	USB Low Priority interrupt vector is enabled and used for USB DFU communication.

Table 30. STM32F373xx configuration in System memory boot mode (continued)

The bootloader has two case of operation depending on the presence of the external clock (HSE) at bootloader startup:

- If HSE is present and has a value of 24, 18, 16, 12, 9, 8, 6, 4 or 3 MHz, the system clock is configured to 48 Mhz with HSE as clock source. The DFU interface, USART1 and USART2 are functional and can be used to communicate with the bootloader device.
- If HSE is not present, the HSI is kept as default clock source and only USART1 and USART2 are functional.

Note: The external clock (HSE) must be kept if it's connected at bootloader startup because it will be used as system clock source.



14.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset Configure System clock to 48MHz using HSI HSE = 24, 18, 16, 12, 9, 8, 6, 4, 3 MHz yes Reconfigure System clock to 48MHz using HSE System Init (Clock, GPIOs, IWDG, SysTick) System Init (Clock, GPIOs, IWDG, SysTick) Configure USB USB configured Yes Execute DFU and cable Detected bootloader using USB Disable all interrupts interrupt sources No Configure USARTX 0x7F received No on USART_x Execute BL USART Loop for USARTx MS35016V2

Figure 18. Bootloader selection for STM32F373xx devices

14.3 Bootloader version

The following table lists the STM32F373xx devices bootloader versions.

Table 31. STM32F373xx bootloader versions

Bootloader version number	Description	Known limitations
V4.1	Initial bootloader version	None

15 STM32F302xB(C)/303xB(C) devices bootloader

15.1 Bootloader configuration

The STM32F302xB(C)/303xB(C) bootloader is activated by applying pattern2 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 32. STM32F302xB(C)/303xB(C) configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI enabled	At startup, the system clock frequency is configured to 48 MHz using the HSI. If an external clock (HSE) is not present, the system is kept clocked from the HSI.
		HSE enabled	The external clock can be used for all bootloader interfaces and should have one the following values 24, 18,16, 12, 9, 8, 6, 4, 3 MHz. The PLL is used to generate the USB 48 MHz clock and the 48 MHz clock for the system clock.
		-	The clock security system (CSS) interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	System memory	-	8 Kbytes starting from address 0x1FFFD800. This area contains the bootloader firmware
	RAM	-	5 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
USART1 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode



Table 32. STM32F302xB(C)/303xB(C) configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1 bootloader	USART2 Enabled is	Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit. The USART2 uses its remapped pins.	
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode
	USART2_TX pin O	Output	PD5 pin: USART2 in transmission mode
	USB_DM pin	Altananta funation	PA11: USB Send-Receive data line
DFU bootloader	USB_DP pin	Alternate function, automatically controlled by the USB	PA12: USB Send-Receive data line An external pull-up resistor 1.5 Kohm must be connected to USB_DP pin.
	Interrupts	Enabled	USB Low Priority interrupt vector is enabled and used for USB DFU communication.

The bootloader has two case of operation depending on the presence of the external clock (HSE) at bootloader startup:

- If HSE is present and has a value of 24, 18, 16, 12, 9, 8, 6, 4 or 3 MHz, the system clock is configured to 48 Mhz with HSE as clock source. The DFU interface, USART1 and USART2 are functional and can be used to communicate with the bootloader device.
- If HSE is not present, the HSI is kept as default clock source and only USART1 and USART2 are functional.

The external clock (HSE) must be kept if it's connected at bootloader startup because it will be used as system clock source.



15.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset Configure System clock to 48MHz using HSI HSE = 24, 18, 16, 12, 9, 8, 6, 4, 3 MHz yes ▼ Reconfigure System clock to 48MHz using HSE System Init (Clock, GPIOs, System Init (Clock, GPIOs, IWDG, SysTick) IWDG, SysTick) Configure USB USB configured Yes Execute DFU and cable Detected bootloader using USB Disable all interrupts interrupt sources Nο Configure **USART**x 0x7F received Nο on USART_> Execute BL_USART_Loop for USARTx MS35016V2

Figure 19. Bootloader selection for STM32F302xB(C)/303xB(C) devices

15.3 Bootloader version

The following table lists the STM32F302xB(C)/303xB(C) devices bootloader versions.

Table 33. STM32F302xB(C)/303xB(C) bootloader versions

Bootloader version number	Description	Known limitations
V4.1	Initial bootloader version	None



16 STM32F378xx devices bootloader

16.1 Bootloader configuration

The STM32F378xx bootloader is activated by applying pattern2 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 34. STM32F378xx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	RCC	HSI enabled	The system clock frequency is 8 MHz using the HSI.
Common to all bootloaders	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user). Window feature is disabled.
	System memory	-	8 Kbytes starting from address 0x1FFFD800. This area contains the bootloader firmware
	RAM	-	4 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
USART1	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode.
USART2	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit. The USART2 uses its remapped pins.
bootloader	USART2_RX pin	Input	PD6 pin: USART2 in reception mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode.
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x6E, analog filter ON.
	I2C1_SCL pin	Input/ Output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/ Output	PB7 pin: data line is used in open-drain mode.



The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.

16.2 Bootloader selection

The figure below shows the bootloader detection mechanism.




Figure 20. Bootloader selection for STM32F378xx devices

16.3 Bootloader version

The following table lists the STM32F378xx devices bootloader versions.

Table 35. STM32F378xx bootloader versions

Bootloader version number	Description	Known limitations
V5.0	Initial bootloader version	For USART1 and USART2 interfaces, the maximum baudrate supported by the bootloader is 57600 baud.

17 STM32F358xx devices bootloader

17.1 Bootloader configuration

The STM32F358xx bootloader is activated by applying pattern2 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 36. STM32F358xx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	RCC	HSI enabled	The system clock frequency is 8 MHz using the HSI.
Common to all bootloaders	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user). Window feature is disabled.
	System memory	-	8 Kbytes starting from address 0x1FFFD800. This area contains the bootloader firmware.
	RAM	-	5 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
USART1	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode.
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode.
USART2	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit. The USART2 uses its remapped pins.
bootloader	USART2_RX pin	Input	PD6 pin: USART2 in reception mode.
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode.
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x6E, analog filter ON.
	I2C1_SCL pin	Input/ Output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/ Output	PB7 pin: data line is used in open-drain mode.



The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.

17.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset Disable all interrupt sources System Init (Clock, GPIOs, IWDG, SysTick) Configure I2Cx 12C Address Execute detected Yes BL_I2C_Loop for Configure I2Cx **USART**x Νο Execute BL_USART_Loop 0x7F received on for USARTx USART_x No MS35019V1

Figure 21. Bootloader selection for STM32F358xx devices

17.3 Bootloader version

The following table lists the STM32F358xx devices bootloader versions.

Table 37. STM32F358xx bootloader versions

Bootloader version number	Description	Known limitations
V5.0	Initial bootloader version	For USART1 and USART2 interfaces, the maximum baudrate supported by the bootloader is 57600 baud.

18 STM32F42xxx/43xxx devices bootloader

18.1 Bootloader V7.x

18.1.1 Bootloader configuration

The STM32F42xxx/43xxx bootloader is activated by applying pattern5 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 38. STM32F42xxx/43xxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
Common to all bootloaders	RCC	HSI enabled	The system clock is equal to 24 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or I2C interfaces are selected (once CAN or DFU bootloader is selected, the clock source will be derived from external crystal).
		HSE enabled	The system clock is equal to 60 MHz. The HSE clock source is used only when the CAN or the DFU (USB FS Device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
		-	The Clock Security System (CSS) interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
	RAM	-	8 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	30424 bytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal Flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.



Table 38. STM32F42xxx/43xxx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8 bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART3	USART3	Enabled	Once initialized the USART3 configuration is: 8 bits, even parity and 1 Stop bit
bootloader (on PB10/PB11)	USART3_RX pin	Input	PB11 pin: USART3 in reception mode
(6.1.1 2.16.1 2.1.)	USART3_TX pin	Output	PB10pin: USART3 in transmission mode
USART3	USART3	Enabled	Once initialized the USART3 configuration is: 8 bits, even parity and 1 Stop bit
bootloader (on PC10/PC11)	USART3_RX pin	Input	PC11 pin: USART3 in reception mode
	USART3_TX pin	Output	PC10pin: USART3 in transmission mode
USART1 and USART3 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. Note: CAN1 is clocked during CAN2 bootloader execution because STM32F42xxx/43xxx CAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB05 pin: CAN2 in reception mode
	CAN2_TX pin	Output	PB13pin: CAN2 in transmission mode
I2C1 bootloader	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x70, analog filter ON.
	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain mode.

Table 38. STM32F42xxx/43xxx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	USB_OTG_FS	Enabled	USB OTG FS configured in Forced Device mode. USB_OTG_FS interrupt vector is enabled and used for USB DFU communications.
	USB_OTG_FS_DM pin	Input/Output	PA11 pin: USB OTG FS DM line
DFU bootloader	USB_OTG_FS_DP pin	Input/Output	PA12 pin: USB OTG FS DP line. No external Pull-up resistor is required
	TIM11	Enabled	This timer is used to determine the value of the external clock frequency. Once the external clock frequency is determined, the RCC system is configured
			to operate at 60 MHz system clock (using PLL).

The system clock is derived from the embedded internal high-speed RC for USARTx and I2Cx bootloaders. This internal clock is also used for CAN and DFU (USB FS Device) but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

18.1.2 Bootloader selection

The figures below shows the bootloader detection mechanism.






Figure 22. Dual Bank Boot Implementation for STM32F42xxx/43xxx Bootloader V7.x






Figure 23. Bootloader V7.x selection for STM32F42xxx/43xxx

18.1.3 Bootloader version

The following table lists the STM32F42xxx/43xxx devices bootloader V7.x versions.

Table 39. STM32F42xxx/43xxx bootloader V7.x version

Bootloader version number	Description	Known limitations
V7.0	Initial bootloader version.	For the CAN interface, the Write Unprotect command is not functional. Instead you can use Write Memory command and write directly to the option bytes in order to disable the write protection.

18.2 Bootloader V9.x

18.2.1 Bootloader configuration

The STM32F42xxx/43xxx bootloader is activated by applying pattern5 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.



Table 40. STM32F42xxx/43xxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI enabled	The system clock is equal to 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interfaces are selected (once CAN or DFUbootloader is selected, the clock source will be derived from external crystal).
	RCC	HSE enabled	The system clock is equal to 60 MHz. The HSE clock source is used only when the CAN or the DFU (USB FS Device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
Common to all		-	The Clock Security System (CSS) interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
bootloaders	RAM	-	12 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	30424 bytes starting from address 0x1FFF0000, contain the bootloader firmware
IV	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal Flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART3	USART3	Enabled	Once initialized the USART3 configuration is: 8-bits, even parity and 1 Stop bit
bootloader (on PB10/PB11)	USART3_RX pin	Input	PB11 pin: USART3 in reception mode
2,	USART3_TX pin	Output	PB10 pin: USART3 in transmission mode



Table 40. STM32F42xxx/43xxx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART3	USART3	Enabled	Once initialized the USART3 configuration is: 8-bits, even parity and 1 Stop bit
bootloader (on PC10/PC11)	USART3_RX pin	Input	PC11 pin: USART3 in reception mode
FC10/FC11)	USART3_TX pin	Output	PC10 pin: USART3 in transmission mode
USART1 and USART3 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
CAN2 bootloader	CAN2	Enabled	Once initialized the CAN2 configuration is: Baudrate 125 kbps, 11-bit identifier. Note: CAN1 is clocked during CAN2 bootloader execution because STM32F40xxx/41xxxCAN1 manages the communication between CAN2 and SRAM.
	CAN2_RX pin	Input	PB05 pin: CAN2 in reception mode
	CAN2_TX pin	Output	PB13 pin: CAN2 in transmission mode
	12C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x70, analog filter ON.
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB9 pin: data line is used in open-drain mode.
	I2C2	Enabled	The I2C2 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x70, analog filter ON.
I2C2 bootloader	I2C2_SCL pin	Input/output	PF0 pin: clock line is used in open-drain mode.
	I2C2_SDA pin	Input/output	PF1 pin: data line is used in open-drain mode.
	12C3	Enabled	The I2C3 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x70, analog filter ON.
I2C3 bootloader	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain mode.
	I2C3_SDA pin	Input/output	PC9 pin: data line is used in open-drain mode.




Table 40. STM32F42xxx/43xxx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: Slave data Input line, used in Push-pull pull-down mode
SPI1 bootloader	SPI1_MISO pin	Output	PA6 pin: Slave data output line, used in Push-pull pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in Push-pull pull-down mode
	SPI1_NSS pin	Input	PA4 pin: Slave Chip Select pin used in Push-pull pull-down mode.
	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
	SPI2_MOSI pin	Input	PI3 pin: Slave data Input line, used in Push- pull pull-down mode
SPI2 bootloader	SPI2_MISO pin	Output	Pl4 pin: Slave data output line, used in Push-pull pull-down mode
	SPI2_SCK pin	Input	PI1 pin: Slave clock line, used in Push-pull pull-down mode
	SPI2_NSS pin	Input	PI0 pin: Slave Chip Select pin used in Push-pull pull-down mode.
	SPI4	Enabled	The SPI4 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
	SPI4_MOSI pin	Input	PE14 pin: Slave data Input line, used in Push-pull pull-down mode
SPI4 bootloader	SPI4_MISO pin	Output	PE13 pin: Slave data output line, used in Push-pull pull-down mode
	SP4_SCK pin	Input	PE12 pin: Slave clock line, used in Push- pull pull-down mode
	SPI4_NSS pin	Input	PE11 pin: Slave Chip Select pin used in Push-pull pull-down mode.



Table 40. STM32F42xxx/43xxx configuration in System memory boot mode (continued)


Bootloader	Feature/Peripheral	State	Comment
	USB_OTG_FS	Enabled	USB OTG FS configured in Forced Device mode. USB_OTG_FS interrupt vector is enabled and used for USB DFU communications.
	USB_OTG_FS_DM pin	Input/Output	PA11 pin: USB OTG FS DM line
DFU bootloader	USB_OTG_FS_DP pin	Input/Output	PA12 pin: USB OTG FS DP line. No external Pull-up resistor is required
			This timer is used to determine the value of the external clock frequency.
	TIM11	Enabled	Once the external clock frequency is determined, the RCC system is configured to operate at 60 MHz system clock (using PLL).

The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx and SPIx bootloaders. This internal clock is also used for CAN and DFU (USB FS Device) but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.

18.2.2 Bootloader selection

The figures below shows the bootloader selection mechanism.

Figure 24. Dual Bank Boot Implementation for STM32F42xxx/43xxx Bootloader V9.x






Figure 25. Bootloader V9.x selection for STM32F42xxx/43xxx



18.2.3 Bootloader version

The following table lists the STM32F42xxx/43xxx bootloader V9.x versions.

Table 41. STM32F42xxx/43xxx bootloader V9.x version

Bootloader version number	Description	Known limitations
V9.0	This bootloader is an updated version of Bootloader v7.0. This new version of bootloader supports I2C2, I2C3, SPI1, SPI2 and SPI4 interfaces. The RAM used by this bootloader is increased from 8Kb to 12Kb. The ID of this bootloader is 0x90 The connection time is increased.	None
V9.1	This bootloader is an updated version of Bootloader v9.0. This new version implements the new I2C No-stretch commands (I2C protocol v1.1) and the capability of disabling PcROP when RDP1 is enabled with ReadOutUnprotect command for all protocols(USB, USART, CAN, I2C and SPI). The ID of this bootloader is 0x91	For the CAN interface, the Write Unprotect command is not functional. Instead you can use Write Memory command and write directly to the option bytes in order to disable the write protection.



19 STM32F042xx devices bootloader

19.1 Bootloader configuration

The STM32F042xx bootloader is activated by applying pattern6 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 42. STM32F042xx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI (48MHz) enabled	The system clock is equal to 48 MHz with HSI 48 MHz as clock source.
	RCC	-	The Clock Recovery System (CRS) is enabled for the DFU bootloaders to allow USB to be clocked by HSI 48MHz.
Common to all	RAM	-	6 Kbytes starting from address 0x20000000 are used by the bootloader firmware
Common to all bootloaders	System memory	-	13 Kbytes starting from address 0x1FFFC400, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART2	USART2	Enabled	Once initialized the USART2 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART2_RX pin	Input	PA14 pin: USART2 in reception mode
	USART2_TX pin	Output	PA15 pin: USART2 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
	I2C1	Enabled	The I2C1configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x7C, analog filter enabled and digital filter disabled.
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain mode.

Table 42. STM32F042xx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	USB	Enabled	USB FS configured in Forced Device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
DFU bootloader	USB_DM pin	Input	PA11 pin: USB FS DM line
	USB_DP pin	Output	PA12 pin: USB FS DP line. No external Pull-up resistor is required.

Note:

After the STM32F042xx devices have booted in Bootloader mode using USART2, the serial wire debug (SWD) communication is no more possible until the system is reset, because SWD uses PA14 pin (SWCLK) which is already used by the Bootloader (USART2_RX).

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.

19.2 Bootloader selection

The figure below shows the bootloader detection mechanism.






Figure 26. Bootloader selection for STM32F042xx

19.3 Bootloader version

The following table lists the STM32F042xx bootloader versions:

Bootloader version Description Known limitations

V10.0 Initial bootloader version none

Table 43. STM32F042xx bootloader versions

20 STM32F07xxx devices bootloader

20.1 Bootloader configuration

The STM32F07xxx bootloader is activated by applying pattern6 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 44. STM32F07xxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI (48MHz) enabled	The system clock is equal to 48 MHz with HSI 48 MHz as clock source.
	RCC	-	The Clock Recovery System (CRS) is enabled for the DFU bootloaders to allow USB to be clocked by HSI 48MHz.
O a married to all	RAM	-	6 Kbytes starting from address 0x20000000 are used by the bootloader firmware
Common to all bootloaders	System memory	-	12 Kbytes starting from address 0x1FFFC800, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART2	USART2	Enabled	Once initialized the USART2 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART2_RX pin	Input	PA14 pin: USART2 in reception mode
	USART2_TX pin	Output	PA15 pin: USART2 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x76, analog filter enabled and digital filter disabled.
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain mode.



Bootloader	Feature/Peripheral	State	Comment
	USB	Enabled	USB FS configured in Forced Device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
DFU bootloader	USB_DM pin	Input	PA11 pin: USB FS DM line
	USB_DP pin	Output	PA12 pin: USB FS DP line. No external Pull-up resistor is required.

Note:

After the STM32F07xxx devices have booted in Bootloader mode using USART2, the serial wire debug (SWD) communication is no more possible until the system is reset, because SWD uses PA14 pin (SWCLK) which is already used by the Bootloader (USART2_RX).

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.

20.2 Bootloader selection

The figure below shows the bootloader detection mechanism.






Figure 27. Bootloader selection for STM32F07xxx

20.3 Bootloader version

The following table lists the STM32F07xxx bootloader versions:

Table 45. STM32F07xxx bootloader versions

Bootloader version number	Description	Known limitations
V10.1	Initial bootloader version	none

21 STM32F301xx/302x4(6/8) devices bootloader

21.1 Bootloader configuration

The STM32F301xx/302x4(6/8) bootloader is activated by applying pattern2 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 46. STM32F301xx/302x4(6/8) configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI enabled	The system clock is equal to 48 MHz with HSI 48 MHz as clock source.
	RCC	HSE enabled	The external clock can be used for all bootloader interfaces and should have one the following values 24, 18,16, 12, 9, 8, 6, 4, 3 MHz. The PLL is used to generate the USB 48 MHz clock and the 48 MHz clock for the system clock.
Common to all bootloaders		CSS	The clock security system (CSS) interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	RAM	-	6 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	8 Kbytes starting from address 0x1FFFD800, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART2	USART2	Enabled	Once initialized the USART2 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART2_RX pin	Input	PA2 pin: USART2 in reception mode
	USART2_TX pin	Output	PA3 pin: USART2 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.

Bootloader	Feature/Peripheral	State	Comment
	USB	Enabled	USB FS configured in Forced Device mode. USB FS interrupt vector is enabled and used for USB DFU communications.
DFU bootloader	USB_DM pin	Input	PA11 pin: USB FS DM line
	USB_DP pin	Output	PA12 pin: USB FS DP line An external pull-up resistor 1.5 Kohm must be connected to USB_DP pin.

The bootloader has two case of operation depending on the presence of the external clock (HSE) at bootloader startup:

- If HSE is present and has a value of 24, 18, 16, 12, 9, 8, 6, 4 or 3 MHz, the system clock is configured to 48 Mhz with HSE as clock source. The DFU interface, USART1 and USART2 are functional and can be used to communicate with the bootloader device.
- If HSE is not present, the HSI is kept as default clock source and only USART1 and USART2 are functional.

The external clock (HSE) must be kept if it's connected at bootloader startup because it will be used as system clock source.



21.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset Configure System clock to 48 MHz using HSI HSE= 24, 18, 16, 12, 9, 8, 6, 4, 3 MHz? Yes Reconfigure System clock to 48 MHz using HSE System Init (Clock, GPIOs, System Init (Clock, GPIOs, IWDG, SysTick) IWDG, SysTick) Configure USB FS device USB cable Detected & USB Disable all interrupt configured yes sources and other Disable other interfaces clock's interfaces clock's no Configure USARTx 0x7F received on Execute DFU USARTx bootloader using USB no Execute interrupts BL_USART_Loop for USARTx MS35027V1

Figure 28. Bootloader selection for STM32F301xx/302x4(6/8)

21.3 Bootloader version

The following table lists the STM32F301xx/302x4(6/8) bootloader versions:

Table 47. STM32F301xx/302x4(6/8) bootloader versions

Bootloader version number	Description	Known limitations
V4.0	Initial bootloader version	none

22 STM32F318xx devices bootloader

22.1 Bootloader configuration

The STM32F318xx bootloader is activated by applying pattern2 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 48. STM32F318xx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	RCC	HSI enabled	The system clock is equal to 60 MHz with HSI 8 MHz as clock source.
	RAM	-	6 Kbytes starting from address 0x20000000 are used by the bootloader firmware
Common to all bootloaders	System memory	-	8 Kbytes starting from address 0x1FFFD800, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART2	USART2	Enabled	Once initialized the USART2 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART2_RX pin	Input	PA2 pin: USART2 in reception mode
	USART2_TX pin	Output	PA3 pin: USART2 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
IOOA haadhaa ka	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x7A, analog filter ON and digital filter disabled.
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain mode.



Bootloader	Feature/Peripheral	State	Comment
1000h a sila a dan	I2C3 En	Enabled	The I2C3 configuration is: I2C speed: up tp 400 KHz, 7-bit address, slave mode, slave address: 0x7A, analog filter ON and digital filter disabled.
I2C3bootloader	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain mode.
	I2C3_SDA pin	Input/output	PB5 pin: data line is used in open-drain mode.

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.

22.2 Bootloader selection

The figure below shows the bootloader detection mechanism.




Figure 29. Bootloader selection for STM32F318xx

577

22.3 Bootloader version

The following table lists the STM32F318xx bootloader versions:

Table 49. STM32F318xx bootloader versions

Bootloader version number	Description	Known limitations
V5.0	Initial bootloader version	none

STM32F303x4(6/8)/334xx/328xx devices bootloader 23

23.1 **Bootloader configuration**

The STM32F303x4(6/8)/334xx/328xx bootloader is activated by applying pattern2 (described in Table 2: Bootloader activation patterns). The following table shows the hardware resources used by this bootloader.

Table 50. STM32F303x4(6/8)/334xx/328xx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	RCC	HSI enabled	The system clock is equal to 60 MHz with HSI 8 MHz as clock source.
	RAM	-	6 Kbytes starting from address 0x20000000 are used by the bootloader firmware
Common to all bootloaders	System memory	-	8 Kbytes starting from address 0x1FFFD800, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
Socioudo.	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART2	USART2	Enabled	Once initialized the USART2 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART2_RX pin	Input	PA2 pin: USART2 in reception mode
	USART2_TX pin	Output	PA3 pin: USART2 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
	I2C1	Enabled	The I2C1 configuration is: I2C speed: up to 400 KHz, 7-bit address, slave mode, slave address: 0x7E, analog filter ON and digital filter disabled.
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain mode.

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.



23.2 Bootloader selection

The figure below shows the bootloader detection mechanism.




Figure 30. Bootloader selection for STM32F303x4(6/8)/334xx/328xx

23.3 Bootloader version

The following table lists the STM32F303x4(6/8)/334xx/328xx bootloader versions:

Table 51. STM32F303x4(6/8)/334xx/328xx bootloader versions

Bootloader version number	Description	Known limitations
V5.0	Initial bootloader version	none

24 STM32F401xB(C) devices bootloader

24.1 Bootloader configuration

The STM32F401xB(C) bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 52. STM32F401xB(C) configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI enabled	The system clock is equal to 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interfaces are selected (once DFU bootloader is selected, the clock source will be derived from external crystal).
	RCC	HSE enabled	The system clock is equal to 60 MHz. The HSE clock source is used only when the DFU (USB FS Device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
Common to all			The Clock Security System (CSS) interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
bootloaders	RAM	-	12 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	30424 bytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal Flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.

Table 52. STM32F401xB(C) configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Input Output Enabled Input Output Enabled Enabled Input/output Input/output Enabled	PA9 pin: USART1 in transmission mode
USART2	USART2	Enabled	Once initialized the USART2 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART2_RX pin	Input	PD06 pin: USART2 in reception mode
	USART2_TX pin	Output	PD05pin: USART2 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
10041	I2C1	Enabled	The I2C1 configuration is: I2C speed: 400 KHz, 7-bit address, slave mode, slave address: 0x72, analog filter ON.
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain mode.
	I2C2	Enabled	The I2C2 configuration is: I2C speed: 400 KHz, 7-bit address, slave mode, slave address: 0x72, analog filter ON.
I2C2 bootloader	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain mode.
	I2C2_SDA pin	Input/output	PB3 pin: data line is used in open-drain mode.
	I2C3	Enabled	The I2C3 configuration is: I2C speed: 400 KHz, 7-bit address, slave mode, slave address: 0x72, analog filter ON.
I2C3 bootloader	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain mode.
	I2C3_SDA pin	Input/output	PB4 pin: data line is used in open-drain mode.



Table 52. STM32F401xB(C) configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
SPI1 bootloader	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
	SPI1_MOSI pin	Input	PA7 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI1_MISO pin	Output	PA6 pin: Slave data output line, used in Push-pull pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in Push-pull pull-down mode
	SPI1_NSS pin	Input	PA4 pin: Slave Chip Select pin used in Push-pull pull-down mode.
	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI2 bootloader	SPI2_MOSI pin	Input	PB15 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI2_MISO pin	Output	PB14 pin: Slave data output line, used in Push-pull pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in Push- pull pull-down mode
	SPI2_NSS pin	Input	PB12 pin: Slave Chip Select pin used in Push-pull pull-down mode.
	SPI3	Enabled	The SPI3 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI3 bootloader	SPI3_MOSI pin	Input	PC12 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI3_MISO pin	Output	PC11 pin: Slave data output line, used in Push-pull pull-down mode
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in Push- pull pull-down mode
	SPI3_NSS pin	Input	PA15 pin: Slave Chip Select pin used in Push-pull pull-down mode.




Table 52. STM32F401xB(C) configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	USB_OTG_FS	Enabled	USB OTG FS configured in Forced Device mode. USB_OTG_FS interrupt vector is enabled and used for USB DFU communications.
	USB_OTG_FS_DM pin	Input/Ouput	PA11 pin: USB OTG FS DM line
DFU bootloader	USB_OTG_FS_DP pin	Input/Output	PA12 pin: USB OTG FS DP line. No external Pull-up resistor is required
	TIM11	Enabled	This timer is used to determine the value of the external clock frequency. Once the external clock frequency is determined, the RCC system is configured to operate at 60 MHz system clock (using PLL).

The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx and SPIx bootloaders. This internal clock is also used for CAN and DFU (USB FS Device) but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.



24.2 Bootloader selection

The figures below shows the bootloader selection mechanism.

System Reset System Init (Clock, GPIOs, IWDG, SysTick) Configure USB OTG FS device Disable all interrupt sources Configure I2Cx Configure **USART**x yes Configure SPIx Execute BL_USART_Loop for USARTx 0x7F received on **USART**x no • HSE detected USB cable Detected Generate System yes Yes reset Disable all no interrupt sources Reconfigure System clock to 60MHz and USB clock to 48 MHz **I2Cx Address** Execute Detected BL_I2C_Loop for I2Cx no Execute DFU bootloader using USB no interrupts Disable all interrupt sources SPIx detects Synchro mechanism Execute BL SPI Loop for MS35030V1 SPIx

Figure 31. Bootloader selection for STM32F401xB(C)



24.3 Bootloader version

The following table lists the STM32F401xB(C) bootloader version.

Table 53. STM32F401xB(C) bootloader version

Bootloader version number	Description	Known limitations	
V13.0	Initial bootloader version.	None	



STM32F401xD(E) devices bootloader 25

Bootloader configuration 25.1

The STM32F401xD(E) bootloader is activated by applying pattern1 (described in Table 2: Bootloader activation patterns). The following table shows the hardware resources used by this bootloader.

Table 54. STM32F401xD(E) configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI enabled	The system clock is equal to 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interfaces are selected (once DFU bootloader is selected, the clock source will be derived from external crystal).
	RCC	HSE enabled	The system clock is equal to 60 MHz. The HSE clock source is used only when the DFU (USB FS Device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
Common to all		-	The Clock Security System (CSS) interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
bootloaders	RAM	-	12 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	30424 bytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal Flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.



Table 54. STM32F401xD(E) configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART2	USART2	Enabled	Once initialized the USART2 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART2_RX pin	Input	PD06 pin: USART2 in reception mode
	USART2_TX pin	Output	PD05pin: USART2 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
	I2C1	Enabled	The I2C1 configuration is: I2C speed: 400 KHz, 7-bit address, slave mode, slave address: 0x72, analog filter ON.
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain mode.
	I2C2	Enabled	The I2C2 configuration is: I2C speed: 400 KHz, 7-bit address, slave mode, slave address: 0x72, analog filter ON.
I2C2 bootloader	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain mode.
	I2C2_SDA pin	Input/output	PB3 pin: data line is used in open-drain mode.
	I2C3	Enabled	The I2C3 configuration is: I2C speed: 400 KHz, 7-bit address, slave mode, slave address: 0x72, analog filter ON.
I2C3 bootloader	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain mode.
	I2C3_SDA pin	Input/output	PB4 pin: data line is used in open-drain mode.



Table 54. STM32F401xD(E) configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI1 bootloader	SPI1_MOSI pin	Input	PA7 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI1_MISO pin	Output	PA6 pin: Slave data output line, used in Push-pull pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in Push-pull pull-down mode
	SPI1_NSS pin	Input	PA4 pin: Slave Chip Select pin used in Push-pull pull-down mode.
	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI2 bootloader	SPI2_MOSI pin	Input	PB15 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI2_MISO pin	Output	PB14 pin: Slave data output line, used in Push-pull pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in Push- pull pull-down mode
	SPI2_NSS pin	Input	PB12 pin: Slave Chip Select pin used in Push-pull pull-down mode.
	SPI3	Enabled	The SPI3 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI3 bootloader	SPI3_MOSI pin	Input	PC12 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI3_MISO pin	Output	PC11 pin: Slave data output line, used in Push-pull pull-down mode
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in Push- pull pull-down mode
	SPI3_NSS pin	Input	PA15 pin: Slave Chip Select pin used in Push-pull pull-down mode.




Table 54. STM32F401xD(E) configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	USB_OTG_FS	Enabled	USB OTG FS configured in Forced Device mode. USB_OTG_FS interrupt vector is enabled and used for USB DFU communications.
	USB_OTG_FS_DM pin	Input/Output	PA11 pin: USB OTG FS DM line
DFU bootloader	USB_OTG_FS_DP pin	Input/Output	PA12 pin: USB OTG FS DP line. No external Pull-up resistor is required
	TIM11	Enabled	This timer is used to determine the value of the external clock frequency. Once the external clock frequency is determined, the RCC system is configured
			to operate at 60 MHz system clock (using PLL).

The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx and SPIx bootloaders. This internal clock is also used for CAN and DFU (USB FS Device) but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.



25.2 Bootloader selection

The figures below shows the bootloader selection mechanism.

System Reset System Init (Clock, GPIOs, IWDG, SysTick) Configure USB OTG FS device Disable all interrupt sources Configure I2Cx Configure **USART**x yes Configure SPIx Execute BL_USART_Loop for USARTx 0x7F received on **USART**x no HSE detected **USB** cable Detected Generate System yes Yes reset Disable all no interrupt sources Reconfigure System clock to 60MHz and USB clock to 48 MHz I2Cx Address Execute Detected BL_I2C_Loop for I2Cx no Execute DFU bootloader using USB yes no interrupts Disable all interrupt sources SPIx detects Synchro mechanism Execute BL_SPI_Loop for SPIx MS35031V1

Figure 32. Bootloader selection for STM32F401xD(E)



25.3 Bootloader version

The following table lists the STM32F401xD(E) bootloader version.

Table 55. STM32F401xD(E) bootloader version

Bootlo versi numl	on	Description	Known limitations
V13	.1	Initial bootloader version.	None



26 STM32F411xx devices bootloader

26.1 Bootloader configuration

The STM32F411xx bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 56. STM32F411xx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
		HSI enabled	The system clock is equal to 60 MHz using the PLL. The HSI clock source is used at startup (interface detection phase) and when USART or SPI or I2C interfaces are selected (once DFU bootloader is selected, the clock source will be derived from external crystal).
	RCC	HSE enabled	The system clock is equal to 60 MHz. The HSE clock source is used only when the DFU (USB FS Device) interfaces are selected. The external clock must provide a frequency multiple of 1 MHz and ranging from 4 MHz to 26 MHz.
Common to all		-	The Clock Security System (CSS) interrupt is enabled for the CAN and DFU bootloaders. Any failure (or removal) of the external clock generates system reset.
bootloaders	RAM	-	12 Kbytes starting from address 0x20000000 are used by the bootloader firmware
	System memory	-	30424 bytes starting from address 0x1FFF0000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to [1.62 V, 2.1 V]. In this range internal Flash write operations are allowed only in byte format (Half-Word, Word and Double-Word operations are not allowed). The voltage range can be configured in run time using bootloader commands.

Table 56. STM32F411xx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART2	USART2	Enabled	Once initialized the USART2 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART2_RX pin	Input	PD06 pin: USART2 in reception mode
	USART2_TX pin	Output	PD05pin: USART2 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.
	12C1	Enabled	The I2C1 configuration is: I2C speed: 400 KHz, 7-bit address, slave mode, slave address: 0x72, analog filter ON.
I2C1 bootloader	I2C1_SCL pin	Input/output	PB6 pin: clock line is used in open-drain mode.
	I2C1_SDA pin	Input/output	PB7 pin: data line is used in open-drain mode.
	12C2	Enabled	The I2C2 configuration is: I2C speed: 400 KHz, 7-bit address, slave mode, slave address: 0x72, analog filter ON.
I2C2 bootloader	I2C2_SCL pin	Input/output	PB10 pin: clock line is used in open-drain mode.
	I2C2_SDA pin	Input/output	PB3 pin: data line is used in open-drain mode.
	12C3	Enabled	The I2C3 configuration is: I2C speed: 400 KHz, 7-bit address, slave mode, slave address: 0x72, analog filter ON.
I2C3 bootloader	I2C3_SCL pin	Input/output	PA8 pin: clock line is used in open-drain mode.
	I2C3_SDA pin	Input/output	PB4 pin: data line is used in open-drain mode.



Table 56. STM32F411xx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI1 bootloader	SPI1_MOSI pin	Input	PA7 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI1_MISO pin	Output	PA6 pin: Slave data output line, used in Push-pull pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in Push-pull pull-down mode
	SPI1_NSS pin	Input	PA4 pin: Slave Chip Select pin used in Push-pull pull-down mode.
	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI2 bootloader	SPI2_MOSI pin	Input	PB15 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI2_MISO pin	Output	PB14 pin: Slave data output line, used in Push-pull pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in Push- pull pull-down mode
	SPI2_NSS pin	Input	PB12 pin: Slave Chip Select pin used in Push-pull pull-down mode.
	SPI3	Enabled	The SPI3 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI3 bootloader	SPI3_MOSI pin	Input	PC12 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI3_MISO pin	Output	PC11 pin: Slave data output line, used in Push-pull pull-down mode
	SPI3_SCK pin	Input	PC10 pin: Slave clock line, used in Push- pull pull-down mode
	SPI3_NSS pin	Input	PA15 pin: Slave Chip Select pin used in Push-pull pull-down mode.

Table 56. STM32F411xx configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
	USB_OTG_FS	Enabled	USB OTG FS configured in Forced Device mode. USB_OTG_FS interrupt vector is enabled and used for USB DFU communications.
	USB_OTG_FS_DM pin	Input/Output	PA11 pin: USB OTG FS DM line
DFU bootloader	USB_OTG_FS_DP pin	Input/Output	PA12 pin: USB OTG FS DP line. No external Pull-up resistor is required
			This timer is used to determine the value of the external clock frequency.
	TIM11 Enab	Enabled	Once the external clock frequency is determined, the RCC system is configured to operate at 60 MHz system clock (using PLL).

The system clock is derived from the embedded internal high-speed RC for USARTx, I2Cx and SPIx bootloaders. This internal clock is also used for CAN and DFU (USB FS Device) but only for the selection phase. An external clock multiple of 1 MHz (between 4 and 26 MHz) is required for CAN and DFU bootloader execution after the selection phase.



26.2 Bootloader selection

The figures below shows the bootloader selection mechanism.

System Reset System Init (Clock, GPIOs, IWDG, SysTick) Configure USB OTG FS device Disable all interrupt sources Configure I2Cx Configure **USART**x yes Configure SPIx Execute BL_USART_Loop for USARTx 0x7F received on **USART**x no HSE detected USB cable Detected Generate System yes Yes reset Disable all no interrupt sources Reconfigure System clock to 60MHz and USB clock to 48 MHz I2Cx Address Execute Detected BL_I2C_Loop for I2Cx no **Execute DFU** bootloader using USB yes no interrupts Disable all interrupt sources SPIx detects Synchro mechanism Execute BL SPI Loop for MS35032V1 SPIx

Figure 33. Bootloader selection for STM32F411xx



26.3 Bootloader version

The following table lists the STM32F411xx bootloader version.

Table 57. STM32F411xx bootloader version

Bootloader version number	Description	Known limitations
V13.0	Initial bootloader version.	None



27 STM32L1xxx6(8/B)A devices bootloader

27.1 Bootloader configuration

The STM32L1xxx6(8/B)A bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 58. STM32L1xxx6(8/B)A configuration in System memory boot mode

Bootloader	Feature/peripheral	State	Comment
	Clock source	HSI enabled	The system clock is equal to 16 MHz.
	RAM	-	2 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
Common to all	System memory	-	4 Kbytes starting from address 0x1FF00000 contain the bootloader firmware.
bootloaders	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power	-	Voltage range is set to Voltage Range 1.
USART1	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
bootloader	USART1_RX pin	Input	PA10 pin: USART1 receives.
	USART1_TX pin	Output	PA9 pin: USART1 transmits.
USART2	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit.
bootloader	USART2_RX pin	Input	PD06 pin: USART2 receives.
	USART2_TX pin	Output	PD05 pin: USART2 transmits.
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host.

The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution.



27.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset

System Init (Clock, GPIOs, IWDG, SysTick)

Disable all interrupt sources

Configure
USARTx

Execute
BL_USART_Loop
for USARTx

MS35033V1

Figure 34. Bootloader selection for STM32L1xxx6(8/B)A devices

27.3 Bootloader version

The following table lists the STM32L1xxx6(8/B)A bootloader versions:

Table 59. STM32L1xxx6(8/B)A bootloader versions

Bootloader version number	Description	Known limitations
V2.0	Initial bootloader version.	When a Read Memory command or Write Memory command is issued with an unsupported memory address and a correct address checksum (ie. address 0x6000 0000), the command is aborted by the bootloader device, but the NACK (0x1F) is not sent to the host. As a result, the next 2 bytes (which are the number of bytes to be read/written and its checksum) are considered as a new command and its checksum. (1)

If the "number of data - 1" (N-1) to be read/written is not equal to a valid command code, then the limitation is not perceived from the host since the command is NACKed anyway (as an unsupported new command).



28 STM32L1xxxE devices bootloader

28.1 Bootloader configuration

The STM32L1xxxE bootloader is activated by applying pattern4 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 60. STM32L1xxxE configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	RCC	HSI enabled	The system clock frequency is 16 MHz using the HSI. This is used only for USART1 and USART2 bootloaders and during USB detection for DFU bootloader (once the DFU bootloader is selected, the clock source will be derived from the external crystal).
		HSE enabled	The external clock is mandatory only for DFU bootloader and it must be in the following range: [24, 16, 12, 8, 6, 4, 3, 2] MHz. The PLL is used to generate the USB 48 MHz clock and the 32 MHz clock for the system clock.
Common to all bootloaders		-	The clock security system (CSS) interrupt is enabled for the DFU bootloader. Any failure (or removal) of the external clock generates system reset.
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value and is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
	Power		Voltage range is set to Voltage Range 1.
	System memory	-	8 Kbytes starting from address 0x1FF0 0000. This area contains the bootloader firmware.
	RAM	-	4 Kbytes starting from address 0x20000000 are used by the bootloader firmware.
	USART1	Enabled	Once initialized, the USART1 configuration is: 8 bits, even parity and 1 Stop bit.
USART1 bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloader.

Table 60. STM32L1xxxE configuration in System memory boot mode (continued)

Bootloader	Feature/Peripheral	State	Comment
USART2 bootloader	USART2	Enabled	Once initialized, the USART2 configuration is: 8 bits, even parity and 1 Stop bit. The USART2 uses its remapped pins.
	USART2_RX pin	Input	PD6 pin: USART2 in reception mode
	USART2_TX pin	Output	PD5 pin: USART2 in transmission mode
	USB_DM pin	Input or alternate	PA11: USB Send-Receive data line
DFU bootloader	USB_DP pin	function, automatically controlled by the USB	USB Send-Receive data line an external pull-up resistor 1.5 Kohm must be connected to USB_DP pin.
	Interrupts	Enabled	USB Low Priority interrupt vector is enabled and used for USB DFU communication.

The system clock is derived from the embedded internal high-speed RC for USARTx bootloader. This internal clock is used also for DFU bootloader but only for the selection phase. An external clock in the range of [24, 16, 12, 8, 6, 4, 3, 2] MHz is required for DFU bootloader execution after the selection phase.



28.2 Bootloader selection

The figure below shows the bootloader detection mechanism.

System Reset BFB2 bit reset (BFB2 = 0)Protection Jevel2 enabled If Value @0x08040000 is within int. SRAM yes address Jump to user code in Bank2 If Value no no @0x08040000 is within int. SRAM If Value address Jump to user code @0x08000000 is in Bank2 within int. SRAM no address Jump to user code in Bank1 If Value @0x08000000 is Continue Bootloader execution within int. SRAM address Jump to user code in Bank1 Disable all interrupt sources no CPU blocked System Init (Clock, GPIOs, (halted) IWDG, SysTick) Configure USB USB cable Generate System HSE detected Detected reset no Configure Yes **USART**x Reconfigure System 0x7F received on \forall clock to 32MHz and **USART**x USB clock to 48 MHz Execute no BL USART Loop for USARTx Execute DFU bootloader using USB interrupts MS35034V2

Figure 35. Bootloader selection for STM32L1xxxE devices



28.3 Bootloader version

The following table lists the STM32L1xxxE devices bootloader versions:

Table 61. STM32L1xxxE bootloader versions

Bootloader version number	Description	Known limitations
V4.0	Initial bootloader version.	For the USART interface, two consecutive NACKs (instead of 1 NACK) are sent when a Read Memory or Write Memory command is sent and the RDP level is active.



29 STM32L05xxx/06xxx devices bootloader

29.1 Bootloader configuration

The STM32L05xxx/06xxx bootloader is activated by applying pattern1 (described in *Table 2: Bootloader activation patterns*). The following table shows the hardware resources used by this bootloader.

Table 62. STM32L05xxx/06xxx configuration in System memory boot mode

Bootloader	Feature/Peripheral	State	Comment
	RCC	HSI (16MHz) enabled	The system clock is equal to 32 MHz with HSI 16 MHz as clock source.
	Power		Voltage range is set to Voltage Range 1.
	RAM	-	4 Kbytes starting from address 0x20000000 are used by the bootloader firmware
Common to all bootloaders	System memory	-	4 Kbytes starting from address 0x1FF00000, contain the bootloader firmware
	IWDG	-	The independent watchdog (IWDG) prescaler is configured to its maximum value. It is periodically refreshed to prevent watchdog reset (in case the hardware IWDG option was previously enabled by the user).
USART1	USART1	Enabled	Once initialized the USART1 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART1_RX pin	Input	PA10 pin: USART1 in reception mode
	USART1_TX pin	Output	PA9 pin: USART1 in transmission mode
USART2	USART2	Enabled	Once initialized the USART2 configuration is: 8-bits, even parity and 1 Stop bit
bootloader	USART2_RX pin	Input	PA2 pin: USART2 in reception mode
	USART2_TX pin	Output	PA3 pin: USART2 in transmission mode
USART1 and USART2 bootloaders	SysTick timer	Enabled	Used to automatically detect the serial baud rate from the host for USARTx bootloaders.



Bootloader	Feature/Peripheral	State	Comment
	SPI1	Enabled	The SPI1 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI1 bootloader	SPI1_MOSI pin	Input	PA7 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI1_MISO pin	Output	PA6 pin: Slave data output line, used in Push-pull pull-down mode
	SPI1_SCK pin	Input	PA5 pin: Slave clock line, used in Push-pull pull-down mode
	SPI1_NSS pin	Input	PA4 pin: Slave Chip Select pin used in Push-pull pull-down mode.
	SPI2	Enabled	The SPI2 configuration is: Slave mode, Full Duplex, 8-bit MSB, Speed up to 8MHz, Polarity: CPOL Low, CPHA Low, NSS hardware.
SPI2 bootloader	SPI2_MOSI pin	Input	PB15 pin: Slave data Input line, used in Push-pull pull-down mode
	SPI2_MISO pin	Output	PB14 pin: Slave data output line, used in Push-pull pull-down mode
	SPI2_SCK pin	Input	PB13 pin: Slave clock line, used in Push- pull pull-down mode
	SPI2_NSS pin	Input	PB12 pin: Slave Chip Select pin used in Push-pull pull-down mode.

The system clock is derived from the embedded internal high-speed RC for all bootloader interfaces. No external quartz is required for bootloader operations.

29.2 Bootloader selection

The figure below shows the bootloader detection mechanism.




Figure 36. Bootloader selection for STM32L05xxx/06xxx

29.3 Bootloader version

The following table lists the STM32L05xxx/06xxx bootloader versions:k

Table 63. STM32L05xxx/06xxx bootloader versions

Bootloader version number	Description	Known limitations
V12.0	Initial bootloader version	none

30 Device-dependent bootloader parameters

The bootloader protocol's command set and sequences for each serial peripheral are the same for all STM32 devices. However, some parameters depend on device and bootloader version:

- PID (product ID)
- Valid RAM memory addresses (RAM area used during bootloader execution is not accessible) accepted by the bootloader when the Read Memory, Go and Write Memory commands are requested.
- System Memory area (BIF): where the Bootloader is located.

The table below shows the values of these parameters for each STM32 device bootloader in production.

Table 64. Bootloader device-dependent parameters

STM32 series		Device	PID	BL ID	RAM memory	System memory
	STM32F051xx and STM32F030x8 devices		0x440	0x21	0x20000800 - 0x20001FFF	0x1FFFEC00 - 0x1FFFF7FF
F0	STM32F03xxx		0x444	0x10	0x20000800 - 0x20000FFF	
	STM32F042xx		0x445	0xA0	N.A	0x1FFFC400 - 0x1FFFF7FF
	STM32F07xxx		0x448	0xA1	0x20001800 - 0x20003FFF	0x1FFFC800 - 0x1FFFF7FF
		Low-density	0x412	NA	0x20000200 - 0x200027FF	
		Medium-density	0x410	NA	0x20000200 - 0x20004FFF	
	OTM20540	High-density	0x414	NA	0x20000200 - 0x2000FFFF	0.45555000 0.45555755
F1	STM32F10xxx F1	Medium-density value line	0x420	0x10	0x20000200 - 0x20001FFF	0x1FFFF000 - 0x1FFFF7FF
		High-density value line	0x428	0x10	0x20000200 - 0x20007FFF	
	STM32F105xx/107xx		0x418	NA	0x20001000 - 0x2000FFFF	0x1FFFB000 - 0x1FFFF7FF
	STM32F10xxx	XL-density	0x430	0x21	0x20000800 - 0x20017FFF	0x1FFFE000 - 0x1FFFF7FF
F2	STM32F2xxxx		0x411	0x20	0x20002000 - 0x2001FFFF	0x1FFF0000 - 0x1FFF77FF
Γ2	STIVISZEZXXXX		UX 4 11	0x33		0x1FFF0000 - 0x1FFF77FF
	STM32F373xx		0x432	0x41	0x20001400 - 0x20007FFF	
	STM32F378xx		UX432	0x50	0x20001000 - 0x20007FFF	
	STM32F302xB(C)/303xB(C) STM32F358xx		0x422	0x41	0×20004400 0×20000FFF	
F3			UX422	0x50	0x20001400 - 0x20009FFF	0x1FFFD800 - 0x1FFFF7FF
	STM32F301xx/302x4(6/8)		0x439	0x40	0x20001800 - 0x20003FFF	
	STM32F318xx		UX439	0x50	UXZUUU 10UU - UXZUUU3FFF	
	STM32F303x4 (6/8)/334xx/328xx		0x438	0x50	0x20001800 - 0x20002FFF	



Table 64. Bootloader device-dependent parameters (continued)

STM32 series	Device	PID	BL ID	RAM memory	System memory
	STM32F40xx/41xxx	0x413	0x31	0x20002000 - 0x2001FFFF	
	31W321 40XX/41XXX	0,410	0x90	0x20003000 - 0x2001FFFF	
	STM32F429xx/439xx	0x419	0x70	0x20003000 - 0x2002FFFF	
F4	31W32F429XX/439XX	08419	0x90	0.0000000 - 0.0002FFFF	0x1FFF0000 - 0x1FFF77FF
	STM32F401xB(C)	0x423	0xD1	0x20003000 - 0x2000FFFF	
	STM32F401xD(E)	0x433	0xD1	0x20003000 - 0x20017FFF	
	STM32F411xE	0x431	0xD0	0x20003000 - 0x2001FFFF	
L0	STM32L05xxx/06xxx	0x417	0xC0	0x20001000 - 0x20001FFF	
	STM32L1xxx6(8/B)	0x416	0x20	0x20000800 - 0x20003FFF	0x1FF00000 - 0x1FF00FFF
	STM32L1xxx6(8/B)A	0x429	0x20	0x20001000 - 0x20007FFF	
L1	STM32L1xxxC	0x427	0x40	0X20001000 - 0X20007FFF	
	STM32L1xxxD	0x436	0x45	0x20001000 - 0x2000BFFF	0x1FF00000 - 0x1FF01FFF
	STM32L1xxxE	0x437	0x40	0x20001000 - 0x20013FFF	

AN2606 Bootloader timing

31 Bootloader timing

This section presents the typical timings of the bootloader firmware that should be used to to ensure correct synchronization between host and STM32 device.

Two types of timings will be described herein:

- STM32 device bootloader resources initialization duration.
- Communication interface selection duration.

After these timings the bootloader is ready to receive and execute host commands.

31.1 Bootloader Startup timing

After bootloader reset, the host should waits until the STM32 bootloader is ready to start detection phase with a specific interface communication. This time corresponds to bootloader startup timing, during which ressources used by bootloader are initialized.




Figure 37. Bootloader Startup timing description

The table below contains the minimum startup timing for each STM32 product:

Minimum bootloader **Device HSE Timeout (ms)** Startup (ms) 1.227 N.A STM32F10xxx PA9 pin low 1.396 STM32F105xx/107xx N.A PA9 pin High 524.376 STM32F10xxx XL-density 1.227 N.A N.A STM32L1xxx6(8/B) 0.542 STM32L1xxxC 0.708 80 STM32L1xxxD 0.708 80

Table 65. Bootloader startup timings of STM32 devices

Bootloader timing AN2606

Table 65. Bootloader startup timings of STM32 devices (continued)

Device		Minimum bootloader Startup (ms)	HSE Timeout (ms)
STM32F2xxxx	V2.x	134	N.A
STWISZFZXXXX	V3.x	84.59	0.790
STM32F40xxx/41xxx	V3.x	84.59	0.790
31W32F40XXX/41XXX	V9.x	74	96
STM32F051xx and STM32F030x8	devices	1.612	N.A
STM32F03xxx		1.612	N.A
STM32F373xx	HSE connected	43.4	2.236
311VI32F373XX	HSE not connected	2.36	2.230
CTM22F202vP/C\/202vP/C\	HSE connected	43.4	2.236
STM32F302xB(C)/303xB(C)	HSE not connected	2.36	2.230
STM32F378xx		1.542	N.A
STM32F358xx		1.542	N.A
CTM22F420.m/420.m/	V7.x	82	97
STM32F429xx/439xx	V9.x	74	97
STM32F042xx		0.058	N.A
STM32F07xxx		0.058	N.A
CTM22F204xx/202x4/C/0	HSE connected	45	500 F
STM32F301xx/302x4(6/8)	HSE not connected	560.8	560.5
STM32F318xx		0.182	N.A
STM32F303x4(6/8)/334xx/328xx		0.155	N.A
STM32F401xB(C)		74.5	85
STM32F401xD(E)		74.5	85
STM32F411xx		74.5	85
STM32L1xxx6(8/B)A		0.542	N.A
STM32L1xxxE		0.708	200
STM32L05xxx/06xxx		0.22	N.A

AN2606 Bootloader timing

31.2 USART connection timing

Usart connection timing is the time that host should wait for between sending the synchronization data (0x7F) and receiving the first acknowledge response (0x79).




Figure 38. USART connection timing description

Note:

For STM32F105xx/107xx line devices, PA9 pin (USB_VBUS) is used to detect the USB host connection. The initialization of USB peripheral is performed only if PA9 is high at detection phase which means that a host is connected to the port and delivering 5 V on the USB bus. When PA9 level is high at detection phase, more time is required to initialize and shutdown the USB peripheral. To minimize bootloader detection time when PA9 pin is not used, keep PA9 state low during USART detection phase from the moment the device is reset till a device ACK is sent.

Table 66. USART bootloader minimum timings of STM32 devices

Device		One USART byte sending (ms)	USART configuration (ms)	USART connection (ms)	
STM32F10xxx		0.078125	0.002	0.15825	
STM32F105xx/107xx	PA9 pin low	0.078125	0.007	0.16325	
51M32F105XX/107XX	PA9 pin High	0.078123	105	105.15625	
STM32F10xxx XL-density		0.078125	0.006	0.16225	
STM32L1xxx6(8/B)		0.078125	0.008	0.16425	
STM32L1xxxC		0.078125	0.008	0.16425	
STM32L1xxxD		0.078125	0.008	0.16425	
STM32F2xxxx	V2.x	0.078125	0.009	0.16525	
OTIVIOZI ZXXXX	V3.x	0.076125	0.009	0.10525	

Bootloader timing AN2606

Table 66. USART bootloader minimum timings of STM32 devices (continued)

			USART	USART	
Device		One USART byte sending (ms)	configuration (ms)	connection (ms)	
STM32F40xxx/41xxx	V3.x	0.078125	0.009	0.16525	
311VI321 40XXX/41XXX	V9.x	0.078123	0.0035	0.15975	
STM32F051xx and STM32	F030x8 devices	0.078125	0.0095	0.16575	
STM32F03xxx		0.078125	0.0064	0.16265	
	HSE connected				
STM32F373xx	HSE not connected	0.078125	0.002	0.15825	
STM32F302xB(C)/303xB(HSE connected				
C)	HSE not connected	0.078125	0.002	0.15825	
STM32F378xx		0.15625	0.001	0.3135	
STM32F358xx		0.15625	0.001	0.3135	
OTMOSE 400 4400	V7.x	0.078125	0.007	0.16325	
STM32F429xx/439xx	V9.x	0.078125	0.00326	0.15951	
STM32F042xx		0.078125	0.007	0.16325	
STM32F07xxx		0.078125	0.007	0.16325	
STM32F301xx/302x4(6/8) HSE connected HSE not connected		0.078125	0.002	0.15825	
STM32F318xx		0.078125	0.002	0.15825	
STM32F303x4(6/8)/334xx/3	328xx	0.078125	0.002	0.15825	
STM32F401xB(C)		0.078125	0.00326	0.15951	
STM32F401xD(E)		0.078125	0.00326	0.15951	
STM32F411xx		0.078125	0.00326	0.15951	
STM32L1xxx6(8/B)A		0.078125	0.008	0.16425	
STM32L1xxxE		0.078125	0.008	0.16425	
STM32L05xxx/06xxx		0.078125	0.018	0.17425	

31.3 USB connection timing

USB connection timing is the time that host should wait for between plugging the usb cable and establishing a correct connection with device. This timing includes enumeration and DFU components configuration. USB connection depends on the host.



AN2606 Bootloader timing




Figure 39. USB connection timing description

Note:

For STM32F105xx/107xx devices, if the external HSE crystal frequency is different from 25 MHz (14.7456 MHz or 8 MHz), the device performs several unsuccessful enumerations (with connect – disconnect sequences) before being able to establish a correct connection with the host. This is due to the HSE automatic detection mechanism based on SOF detection.

Table 67. USB bootloader minimum timings of STM32 devices

	USB connection (ms)	
	HSE = 25 MHZ	460
STM32F105xx/107xx	HSE = 14.7465 MHZ	4500
	HSE = 8 MHZ	13700
STM32L1xxxC		849
STM32L1xxxD		849
STM32F2xxxx		270
STM32F40xxx/41xxx	V3.x	270
STW32F4UXXX/4TXXX	V9.x	250
STM32F373xx	300	
STM32F302xB(C)/303xB(C	;)	300
STM32F429xx/439xx	V7.x	250
31W32F429XX/439XX	V9.x	250
STM32F042xx		350
STM32F07xxx		350
STM32F301xx/302x4(6/8)	300	
STM32F401xB(C)	250	
STM32F401xD(E)	250	
STM32F411xx		250

Bootloader timing AN2606

31.4 I2C connection timing

I2C connection timing is the time that host should wait for between sending I2C device address and sending command code. This timing includes I2C line stretching duration.




Figure 40. I2C connection timing description

Note:

For I2C communication, a timeout mechanism is implemented and it must be respected to execute bootloader commands correctly. This timeout is implemented between two I2C frame in the same command (eg: for Write memory command a timeout is inserted between command sending frame and address memory sending frame). Also the same timeout period is inserted between two successive data reception or transmission in the same I2C frame. If the timeout period is elapsed a system reset is generated to avoid bootloader crash.

In erase memory command and read-out unprotect command, the duration of flash operation should be taken into consideration when implementing the host side. After sending the code of pages to be erased, the host should wait until the bootloader device performs page erasing to complete the remaining steps of erase command.

Table 60. 120 bootloader minimum timings of others devices					
Device		Start condition + one I2C byte sending (ms)	I2C line stretching (ms)	I2C connection (ms)	I2C Timeout (ms)
STM32F40xxx/41xxx		0.0225	0.0022	0.0247	1000
STM32F378xx		0.0225	0.0055	0.028	10
STM32F358xx		0.0225	0.0055	0.028	10
STM32F429xx/439xx	V7.x	0.0225	0.0033	0.0258	1000
011VIO21 429XX/439XX	V9.x	0.0225	0.0022	0.0247	1000
STM32F042xx		0.0225	0.0025	0.025	1000

Table 68. I2C bootloader minimum timings of STM32 devices



AN2606 Bootloader timing

Table 68. I2C bootloader minimum timings of STM32 devices (continued)

Device	Start condition + one I2C byte sending (ms)	I2C line stretching (ms)	I2C connection (ms)	I2C Timeout (ms)
STM32F07xxx	0.0225	0.0025	0.025	1000
STM32F318xx	0.0225	0.0027	0.0252	1000
STM32F303x4(6/8)/334xx/328xx	0.0225	0.0027	0.0252	1000
STM32F401xB(C)	0.0225	0022	0.0247	1000
STM32F401xD(E)	0.0225	0022	0.0247	1000
STM32F411xx	0.0225	0022	0.0247	1000

31.5 SPI connection timing

SPI connection timing is the time that host should wait for between sending the synchronization data (0xA5) and receiving the first acknowledge response (0x79).

Host Host receives sends ACK byte 0x5A 0x79 Bootloader execution time Device Device Bootloader sends ACK receives ready to receive 0x5A byte 0x79 and execute commands Duration of 1 byte sending through SPI (depends on communication speed) (b) Delay between two bytes MS35044V1

Figure 41. SPI connection timing description

Bootloader timing AN2606

Table 69. SPI bootloader minimum timings of STM32 devices

Device	One SPI byte sending (ms)	Delay between two bytes(ms)	SPI connection (ms)
All products	0.001	0.008	0.01

AN2606 Revision history

32 Revision history

Table 70. Document revision history

Date	Revision	Changes
22-Oct-2007	1	Initial release.
22-Jan-2008	2	All STM32 in production (rev. B and rev. Z) include the bootloader described in this application note. Modified: Section 3.1: Bootloader activation and Section 1.4: Bootloader code sequence. Added: Section 1.3: Hardware requirements, Section 1.5: Choosing the USART baud rate, Section 1.6: Using the bootloader and Section :. Note 2 linked to Get, Get Version & Read Protection Status and Get ID commands in Table 3: Bootloader commands, Note 3 added. Notion of "permanent" (Permanent Write Unprotect/Readout Protect/Unprotect) removed from document. Small text changes. Bootloader version upgraded to 2.0.
26-May-2008	3	Small text changes. RAM and System memory added to Table: The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution Section 1.6: Using the bootloader on page 8 removed. Erase modified, Note 3 modified and Note 1 added in Table 3: Bootloader commands on page 9. Byte 3: on page 11 modified. Byte 2: on page 13 modified. Byte 2:, Bytes 3-4: and Byte 5: on page 15 modified, Note 3 modified. Byte 8: on page 18 modified. Notes added to Section 2.5: Go command on page 18. Figure 11: Go command: device side on page 20 modified. Note added in Section 2.6: Write Memory command on page 21. Byte 8: on page 24 modified. Figure 14: Erase Memory command: host side and Figure 15: Erase Memory command: device side modified. Byte 3: on page 26 modified. Table 3: Bootloader commands on page 9. Note modified and note added in Section 2.8: Write Protect command on page 27. Figure 16: Write Protect command: host side, Figure 17: Write Protect command: device side, Figure 19: Write Unprotect command: device side, Figure 21: Readout Protect command: device side and Figure 23: Readout Unprotect command: device side modified.
29-Jan-2009	4	This application note also applies to the STM32F102xx microcontrollers. Bootloader version updated to V2.2 (see <i>Table 4: Bootloader versions</i>).

Revision history AN2606

Table 70. Document revision history (continued)

Table 70. Document revision history (continued)		
Date	Revision	Changes
19-Nov-2009	5	IWDG added to Table: The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution Note added. BL changed bootloader in the entire document. Go command description modified in Table: The system clock is derived from the embedded internal high-speed RC, no external quartz is required for the bootloader execution Number of bytes awaited by the bootloader corrected in Section 2.4: Read Memory command. Note modified below Figure 10: Go command: host side. Note removed in Section 2.5: Go command and note added. Start RAM address specified and note added in Section 2.6: Write Memory command. All options are erased when a Write Memory command is issued to the Option byte area. Figure 11: Go command: device side modified. Figure 13: Write Memory command: device side modified. Note added and bytes 3 and 4 sent by the host modified in Section 2.7: Erase Memory command. Note added to Section 2.8: Write Protect command.
09-Mar-2010	6	Application note restructured. Value line and connectivity line device bootloader added (Replaces AN2662). Introduction changed. Glossary added.
20-Apr-2010	7	Related documents: added XL-density line datasheets and programming manual. Glossary: added XL-density line devices. Table 3: added information for XL-density line devices. Section 4.1: Bootloader configuration: updated first sentence. Section 5.1: Bootloader configuration: updated first sentence. Added Section 6: STM32F10xxx XL-density devices bootloader. Table 65: added information for XL-density line devices.
08-Oct-2010	8	Added information for high-density value line devices in <i>Table 3</i> and <i>Table 65</i> .
14-Oct-2010	9	Removed references to obsolete devices.
26-Nov-2010	10	Added information on ultralow power devices.
13-Apr-2011	11	Added information related to STM32F205/215xx and STM32F207/217xx devices. Added Section 32: Bootloader timing
06-Jun-2011	12	Updated: - Table 12: STM32L1xxx6(8/B) bootloader versions - Table 17: STM32F2xxxx configuration in System memory boot mode - Table 18: STM32F2xxxx bootloader V2.x versions - Table 20: STM32F2xxxx bootloader V3.x versions



AN2606 Revision history

Table 70. Document revision history (continued)

Date	Revision	Changes
28-Nov-2011	13	Added information related to STM32F405/415xx and STM32F407/417xx bootloader, and STM32F105xx/107xx bootloader V2.1. Added value line devices in Section 4: STM32F10xxx devices bootloader title and overview.
30-Jul-2012	14	Added information related to STM32F051x6/STM32F051x8 and to High-density ultralow power STM32L151xx, STM32L152xx bootloader. Added case of BOOT1 bit in Section 3.1: Bootloader activation. Updated Connectivity line, High-density ultralow power line, STM32F2xx and STM32F4xx in Table 3: Embedded bootloaders. Added bootloader version V2.2 in Table 8: STM32F105xx/107xx bootloader versions. Added bootloader V2.2 in Section 5.3.1: How to identify STM32F105xx/107xx bootloader versions. Added note related to DFU interface below Table 15: STM32L1xxxx high-density configuration in System memory boot mode. Added V4.2 bootloader know limitations and updated description, and added V4.5 bootloader in Table 16: STM32L1xxxx high-density bootloader versions. Added note related to DFU interface below Table 19: STM32F2xxxx configuration in System memory boot mode. Added V3.2 bootloader know limitations, and added V3.3 bootloader in Table 20: STM32F2xxxx bootloader V3.x versions. Updated STM32F2xx and STM32F4xx system memory end address in Table 21: STM32F40xxx/41xxx configuration in System memory boot mode. Added note related to DFU interface below Table 21: STM32F40xxx/41xxx configuration in System memory boot mode. Added v3.0 bootloader know limitations, and added V3.1 bootloader in Table 22: STM32F40xxx/41xxx configuration in System memory boot mode. Added v3.0 bootloader know limitations, and added V3.1 bootloader in Table 22: STM32F40xxx/41xxx bootloader V3.x version. Added bootloader V2.1 know limitations in Table 26: STM32F051xx bootloader versions. Updated STM32F051x6/x8 system memory end address in Table 65: Bootloader device-dependent parameters. Added Table 88: USB minimum timings for high-density ultralow power devices, and Table 78: USART bootloader timings for STM32F051xx devices.

Revision history AN2606

Table 70. Document revision history (continued)

Date	Revision	Changes
24-Jan-2013	15	Updated generic product names throughout the document (see <i>Glossary</i>). Added the following new sections: - Section 8: STM32L1xxxC devices bootloader. - Section 13: STM32F031xx devices bootloader. - Section 14: STM32F373xx devices bootloader. - Section 15: STM32F302xB(C)/303xB(C) devices bootloader. - Section 16: STM32F378xx devices bootloader. - Section 17: STM32F358xx devices bootloader. - Section 18: STM32F427xx/437xx devices bootloader. - Section 34.3: I2C bootloader timing characteristics. Updated Section 1: Related documents and Section 2: Glossary. Added Table 79 to Table 85 (USART bootloader timings). Replaced Figure 6 to Figure 16, and Figures 18, 19 and 42. Modified Tables 3, 5, 9, 11, 17, 20, 21, 22 to 13, 27, 29, 31, 33, 35, 37 and 65. Removed "X = 6: one USART is used" in Section 3.3: Hardware connection requirement. Replaced address 0x1FFFF 8002 with address 0x1FFF F802 in Section 12.1: Bootloader configuration. Modified procedure related to execution of the bootloader code in Note: on page 28, in Section 6.2: Bootloader selection and in Section 9.2: Bootloader selection.
06-Feb-2013	16	Added information related to I ² C throughout the document. Streamlined <i>Table 1: Applicable products</i> and <i>Section 1: Related documents</i> . Modified <i>Table 3: Embedded bootloaders</i> as follows: Replaced "V6.0" with "V1.0" Replaced "0x1FFF7A6" with "0x1FFF796" in row STM32F31xx Replaced "0x1FFF7FA6" with "0x1FFF7A6" in row STM32F051xx Updated figures 6, 9 and 11. Added <i>Note:</i> in <i>Glossary</i> and <i>Note:</i> in <i>Section 3.1: Bootloader activation.</i> Replaced: "1.62 V" with "1.8 V" in tables17, 19, 19, 22, 21, 27, 37 and 59 "5 Kbytes" with "4 Kbytes" in row RAM of <i>Table 33</i> "127 pages (2 KB each)" with "4 KB (2 pages of 2 KB each)" in rows F3 of <i>Table 65</i> "The bootloader ID is programmed in the last two bytes of the device system memory" with "The bootloader ID is programmed in the last byte address - 1 of the device system memory" in <i>Section 3.3: Hardware connection requirement.</i> "STM32F2xxxx devices revision Y" by "STM32F2xxxx devices revision X and Y" in <i>Section 10: STM32F2xxxx devices bootloader</i> "Voltage Range 2" with "Voltage Range 1" in tables 11, 15 and 26.



AN2606 Revision history

Table 70. Document revision history (continued)

Date	Revision	Changes
21-May-2013	17	Updated: - Introduction - Section 2: Glossary - Section 3.3: Hardware connection requirement - Section 7: STM32L1xxx6(8/B) devices bootloader to include STM32L100 value line - Section 32.2: USART connection timing - Section 34.2: USB bootloader timing characteristics - Section 34.3: I2C bootloader timing characteristics - Table 1: Applicable products - Table 3: Embedded bootloaders - Table 25: STM32F051xx configuration in System memory boot mode - Table 27: STM32F031xx configuration in System memory boot mode - Table 65: Bootloader device-dependent parameters - Figure 17: Bootloader selection for STM32F031xx devices Added Section 19: STM32F429xx/439xx devices bootloader.
19-May-2014	18	Add: - Figure 1 to Figure 5, Figure 15, Figure 17, Figure 18, Figure 20, Figure 21, from Figure 24 to Figure 37, Figure 41 - Table 4, Table 24, Table 25, from Table 28 to Table 31, from Table 34 to Table 37, from Table 40 to Table 41, from Table to Table 69 - Section 11.2, Section 18.2, Section 31.1, Section 31.5 - Section 13, Section 14, Section 16, Section 17, from Section 19 to Section 29 - note under Figure 1, Figure 2, Figure 3 and Figure 4 Updated: - Updated starting from Section 3 to Section 12 and Section 15, Section 18 and Section 18 the chapter structure organized in three subsection: Bootloader configuration, Bootloader selection and Bootloader version. Updated Section 30 and Section 31 - Updated block diagram of Figure 18 and Figure 19. - Fixed I2C address for STM32F429xx/439xx devices in Table 38 - Table 1, Table 2, Table 3, Table 8, Table 12, Table 14, Table 16, Table 18, Table 20, Table 22, Table 64 - from Figure 6, to Figure 14, Figure 16, from Figure 37 to Figure 41 - note on Table 13

Revision history AN2606

Table 70. Document revision history (continued)

Date	Revision	Changes
29-Jul-2014	19	Updated: - notes under Table 2 - Figure 11 and Figure 35 - Section 2: Glossary - replaced any reference to STM32F427xx/437xx with STM32F42xxx/43xxx on Section 18: STM32F42xxx/43xxx devices bootloader - replace any occurrence of 'STM32F072xx' with 'STM32F07xxx' replace any occurrence of 'STM32F051xx' with 'STM32F051xx and STM32F030x8 devices'. - comment field related to OTG_FS_DP and OTG_FS_DM on Table 8, Table 20, Table 22, Table 24, Table 38, Table 40, Table 42, Table 44, Table 52, Table 54 and Table 56 - comment field related to USB_DM on Table 60. - replace reference to "STM32F429xx/439xx" by "STM32F42xxx/43xxx" on Table 3 - comment field related to SPI2_MOSI, SPI2_MISO, SPI2_SCK and SPI2_NSS pins on Table 40 Added: - note under Table 2 - reference to STM32F411 on Table 1, Section 2: Glossary, Table 65, Table 66, Table 67, Table 68 - Section 26: STM32F411xx devices bootloader Removed reference to STM32F427xx/437xx on Table 3, Section 2: Glossary, Table 64, Table 65, Table 66, Table 67
24-Nov-2014	20	Updated: - comment in "SPI1_NSS pin" and "SPI2_NSS pin" rows on Table 24 and Table 62 - comment in "SPI1_NSS pin", "SPI2_NSS pin" and "SPI3_NSS pin" rows on Table 52, Table 54 and Table 56 - Figure 1

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

