Project Assignments Processing Tools Window Help

Search Intel FPGA

DE10_Standard_Computer

Hierarchy

Entity:Instance

V: 5CSXFC6D6F31C6

D_Standard_Computer

Compilation

Task

Compile Design

Compilation Report - DE10_Standard_Computer

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter

Flow Summary

<<Filter>>

Flow Status	Successful - Thu Mar 26 13:29:03 2026
Quartus Prime Version	21.1.0 Build 842 10/21/2021 SJ Lite Edition
Revision Name	DE10_Standard_Computer
Top-level Entity Name	DE10_Standard_Computer
Family	Cyclone V
Device	5CSXFC6D6F31C6
Timing Models	Final
Logic utilization (in ALMs)	22,611 / 41,910 (54 %)

```
Error:     Info: https://fpgasoftware.intel.com/eula.
Error:     Info: Processing started: Thu Mar 26 14:17:54 2026
Error:Info: Command: quartus_cpf -c DE10_Standard_Computer_time_limited.sof soc_system.rbf
Error:Error (210039): File DE10_Standard_Computer_time_limited.sof contains one or more time-limited megafunctions that support the Intel FPGA IP Evalua
Error:Info (210040): SRAM Object File DE10_Standard_Computer_time_limited.sof contains time-limited megafunction that supports Intel FPGA IP Evaluation
Error:Error: Quartus Prime Convert_programming_file was unsuccessful. 1 error, 0 warnings
Error:     Error: Peak virtual memory: 4442 megabytes
Error:     Error: Processing ended: Thu Mar 26 14:17:57 2026
Error:     Error: Elapsed time: 00:00:03
```

All

<<Filter>>

Find... Find Next

Type	ID	Message
		Read Capture (Fast 1100mV 0C Model) | 0.37 0.323
		Write (Fast 1100mV 0C Model) | 0.326 0.326
	332102	Design is not fully constrained for setup requirements
	332102	Design is not fully constrained for hold requirements
		Quartus Prime Timing Analyzer was successful. 0 errors, 207 warnings
	293000	Quartus Prime Full Compilation was successful. 0 errors, 846 warnings

Messages

System (22) Processing (2288)

100% 01:15:56

2:18 PM

Type here to search

INSIGNIA