


# Electrónica III


Curso 2021

# Estructura y Comportamiento de los Circuitos Digitales


# CMOS vs TTL



Podemos pensar al transistor MOS como una resistencia controlada por tensión  
 En un circuito digital el transistor MOS trabaja solo en dos modos:




Corte :  $R = 1 \text{ MOhm}$   
 Saturación:  $R = 10 \text{ Ohm}$



Voltage-controlled resistance:  
 increase  $V_{gs} \implies$  decrease  $R_{ds}$

Note: normally,  $V_{gs} \geq 0$

Circuit symbol for  
 an n-channel MOS  
 (NMOS) transistor.





Voltage-controlled resistance:  
 decrease  $V_{gs} \implies$  decrease  $R_{ds}$

Note: normally,  $V_{gs} \leq 0$


Circuit symbol for a  
 p-channel MOS  
 (PMOS) transistor.

$I_{gate} = I_{Leakage}$



Tensión entre gate - source :  $V_{gs} = V_g - V_s$


Resistencia entre drain y source:  $R_{ds}$



Si  $V_g > V_s$ , o sea  $V_g - V_s = V_{gs} \geq 0 \Rightarrow R_{ds}$  disminuye su valor

Si  $V_g = V_s$ :  $V_{gs} = 0 \Rightarrow R_{ds} \approx 10 \text{ M}\Omega$

Si  $V_g > V_s$ :  $V_{gs} = V_{DD} = 5 \text{ Volt} \Rightarrow R_{ds} \approx 10 \Omega$




Si  $V_g < V_s$ , o sea  $V_g - V_s = V_{gs} \leq 0 \Rightarrow R_{ds}$  disminuye su valor

Si  $V_g = V_s$ :  $V_{gs} = 0 \Rightarrow R_{ds} \approx 10 \text{ M}\Omega$




Si  $V_g < V_s$ :  $V_{gs} = V_{DD} = -5 \text{ Volt} \Rightarrow R_{ds} \approx 10 \Omega$







(b)

$V_{IN}$	$Q1$	$Q2$	$V_{OUT}$
0.0 (L)	off	on	5.0 (H)
5.0 (H)	on	off	0.0 (L)




Una compuerta NAND o NOR  
de k entradas, usa k  
transistores Canal n y k  
transistores Canal p






(b)

A	B	$Q1$	$Q2$	$Q3$	$Q4$	Z
L	L	off	on	off	on	H
L	H	off	on	on	off	L
H	L	on	off	off	on	L
H	H	on	off	on	off	L




CMOS 2-input  
NOR gate:  
(a) circuit diagram;  
(b) function table;  
(c) logic symbol.

## Fan In: Número de Entradas de una Compuerta





CMOS 3-input NAND gate: (a) circuit diagram; (b) function table; (c) logic symbol.



Logic diagram equivalent to the internal structure of an 8-input CMOS NAND gate.



# Comportamiento Estático




5,0 V

3,3 V

NMH = 1,4 V

0,9 V

$V_{CC} - 0,1 \text{ V}$  →  $V_{CC}$



High-state  
DC noise margin

5,0 V

3,3 V

4,9 V

3,2 V

3,5 V

2,3 V

NML = 1,4 V

0,9 V

$GND + 0,1 \text{ V}$  → 0

1,5 V


1 V

0,1 V


0,1 V



SOIC-14  
D SUFFIX  
CASE 751A




TSSOP-14  
DT SUFFIX  
CASE 948G




## 74HC00

### LOGIC DIAGRAM



### Pinout: 14-Lead Packages (Top View)



**MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
$V_{in}$	DC Input Voltage (Referenced to GND)	- 0.5 to $V_{CC} + 0.5$	V
$V_{out}$	DC Output Voltage (Referenced to GND)	- 0.5 to $V_{CC} + 0.5$	V
$I_{in}$	DC Input Current, per Pin	$\pm 20$	mA
$I_{out}$	DC Output Current, per Pin	$\pm 25$	mA
$I_{CC}$	DC Supply Current, $V_{CC}$ and GND Pins	$\pm 50$	mA
$P_D$	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
$T_{stg}$	Storage Temperature	- 65 to + 150	°C
$T_L$	Lead Temperature, 1 mm from Case for 10 s SOIC or TSSOP Package	260	°C


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
$V_{in}, V_{out}$	DC Input Voltage, Output Voltage (Referenced to GND)	0	$V_{CC}$	V
$T_A$	Operating Temperature, All Package Types	- 55	+ 125	°C
$t_r, t_f$	Input Rise and Fall Time (Figure 1)	$V_{CC} = 2.0\text{ V}$ 0 $V_{CC} = 4.5\text{ V}$ 0 $V_{CC} = 6.0\text{ V}$ 0	1000 500 400	ns






**6.2 ESD Ratings**

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1000$	





#### DC CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Condition	V <sub>CC</sub> (V)	Guaranteed Limit			Unit
				-55 to 25°C	±85°C	±125°C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>out</sub> = 0.1V or V <sub>CC</sub> - 0.1V  I <sub>out</sub>   ≤ 20μA	2.0	1.50	1.50	1.50	V
			3.0	2.10	2.10	2.10	
			4.5	3.15	3.15	3.15	
			6.0	4.20	4.20	4.20	
V <sub>IL</sub>	Maximum Low-Level Input Voltage	V <sub>out</sub> = 0.1V or V <sub>CC</sub> - 0.1V  I <sub>out</sub>   ≤ 20μA	2.0	0.50	0.50	0.50	V
			3.0	0.90	0.90	0.90	
			4.5	1.35	1.35	1.35	
			6.0	1.80	1.80	1.80	
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20μA	2.0	1.9	1.9	1.9	V
			4.5	4.4	4.4	4.4	
		V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 2.4mA  I <sub>out</sub>   ≤ 4.0mA  I <sub>out</sub>   ≤ 5.2mA	3.0	2.48	2.34	2.20	
			4.5	3.98	3.84	3.70	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20μA	2.0	0.1	0.1	0.1	V
			4.5	0.1	0.1	0.1	
		V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 2.4mA  I <sub>out</sub>   ≤ 4.0mA  I <sub>out</sub>   ≤ 5.2mA	3.0	0.26	0.33	0.40	
			4.5	0.26	0.33	0.40	
I <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>in</sub> = V <sub>CC</sub> or GND I <sub>out</sub> = 0μA	6.0	2.0	20	40	μA




Como calculamos el circuito equivalente de Thevenin?






$$5V - I \times 1K\Omega - I \times 2K\Omega = 0$$

$$I = \frac{5V}{1K\Omega + 2K\Omega} = 1,67mA$$

$$V_{TH} = 1,67mA \times 2K\Omega = 3,33V$$



$$R_{TH} = \frac{2K\Omega \times 1K\Omega}{1K\Omega + 2K\Omega} = 667\Omega$$



$$V_{OUT} = 3,33 \text{ V} \times (100 / (100 + 667)) = 0,43 \text{ V}$$




$$3,33 \text{ V} - I \times 667 \Omega - I \times 100 \Omega = 0$$

$$I = 3,33 \text{ V} / (667 + 100) = 4,34 \text{ mA}$$

$$V_{out} = 4,34 \text{ mA} \times 100 \Omega = 0,43 \text{ V}$$

V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>	2.0	0.1	0.1	0.1	V
		I <sub>out</sub>   ≤ 20μA	4.5	0.1	0.1	0.1	
			6.0	0.1	0.1	0.1	
		V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>					
		I <sub>out</sub>   ≤ 2.4mA	3.0	0.26	0.33	0.40	
		I <sub>out</sub>   ≤ 4.0mA	4.5	0.26	0.33	0.40	
		I <sub>out</sub>   ≤ 5.2mA	6.0	0.26	0.33	0.40	






$$5 \text{ V} - I \times 200 \Omega - I \times 667 - 3,33 \text{ V} = 0$$

$$I = 1,92 \text{ mA}$$

$$V_{out} = 5 \text{ V} - 200 \Omega \times 1,92 \text{ mA} = 4,61 \text{ V}$$

$V_{OH}$	Minimum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$	2.0	1.9	1.9	1.9	V
		$ I_{out}  \leq 20 \mu A$	4.5	4.4	4.4	4.4	
$V_{OH}$	Maximum High-Level Output Voltage	$V_{in} = V_{IH} \text{ or } V_{IL}$	2.0	1.9	1.9	1.9	V
		$ I_{out}  \leq 2.4 \text{ mA}$	3.0	2.48	2.34	2.20	
		$ I_{out}  \leq 4.0 \text{ mA}$	4.5	3.98	3.84	3.70	
$V_{OH}$	Maximum High-Level Output Voltage	$ I_{out}  \leq 5.2 \text{ mA}$	6.0	5.48	5.34	5.20	V
		$V_{in} = V_{IH} \text{ or } V_{IL}$	2.0	1.9	1.9	1.9	



$$R_{p(on)} \approx \frac{V_{DD} - V_{OHminT}}{|I_{OHmaxT}|}$$

$$R_{n(on)} \approx \frac{V_{OLmaxT}}{I_{OLmaxT}}$$


# DC CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Condition	V <sub>CC</sub> (V)	Guaranteed Limit			Unit
				-55 to 25°C	±85°C	±125°C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>out</sub> = 0.1V or V <sub>CC</sub> - 0.1V  I <sub>out</sub>   ≤ 20μA	2.0	1.50	1.50	1.50	V
			3.0	2.10	2.10	2.10	
			4.5	3.15	3.15	3.15	
			6.0	4.20	4.20	4.20	
V <sub>IL</sub>	Maximum Low-Level Input Voltage	V <sub>out</sub> = 0.1V or V <sub>CC</sub> - 0.1V  I <sub>out</sub>   ≤ 20μA	2.0	0.50	0.50	0.50	V
			3.0	0.90	0.90	0.90	
			4.5	1.35	1.35	1.35	
			6.0	1.80	1.80	1.80	
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20μA	2.0	1.9	1.9	1.9	V
			4.5	4.4	4.4	4.4	
			6.0	5.9	5.9	5.9	
		V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 2.4mA  I <sub>out</sub>   ≤ 4.0mA  I <sub>out</sub>   ≤ 5.2mA	3.0	2.48	2.34	2.20	
			4.5	3.98	3.84	3.70	
			6.0	5.48	5.34	5.20	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 20μA	2.0	0.1	0.1	0.1	V
			4.5	0.1	0.1	0.1	
			6.0	0.1	0.1	0.1	
		V <sub>in</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>out</sub>   ≤ 2.4mA  I <sub>out</sub>   ≤ 4.0mA  I <sub>out</sub>   ≤ 5.2mA	3.0	0.26	0.33	0.40	
			4.5	0.26	0.33	0.40	
			6.0	0.26	0.33	0.40	
I <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>in</sub> = V <sub>CC</sub> or GND I <sub>out</sub> = 0μA	6.0	2.0	20	40	μA

$$\text{Fanout} = I_{out} / I_{in} = 20 \text{ uA} / 1 \text{ uA} = 20$$

$$\text{Fanout} = I_{out} / I_{in} = 4.0 \text{ mA} / 1 \text{ uA} = 4000$$

Conexión de Pines no utilizados



## 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	