

#### **Assignment 03**

#### Tharaka Kodithuwakku ENTC20 200102603536

Named used on the folder: 0\_SysV\_TharakaK




#### The synthesized RTL design schematic visualized in Design Vision of DC



#### The reports contain information

#### **Area Report**

Total area =  $4816.39 \text{ um}^2$ 



### **Area Reference Report**


Ln 1, Col 1

INS


#### **Cell Report**

```
/.IIbU32 n
UART_TX_state reg 24
                                       saed32hvt ss0p7v125c
                        DFFARX1 HVT
                                                      7.116032
                        DFFARX1 HVT
                                       saed32hvt ss0p7v125c
UART TX state reg 25
                                                      7.116032 n
                                       saed32hvt ss0p7v125c
UART TX state reg 26
                        DFFARX1 HVT
                                                      7.116032 n
                                       saed32hvt ss0p7v125c
UART TX state reg 27
                        DFFARX1 HVT
                                                      7.116032 n
UART TX state reg 28
                        DFFARX1 HVT
                                       saed32hvt ss0p7v125c
                                                      7.116032
UART TX state reg 29
                       DFFARX1 HVT
                                       saed32hvt ss0p7v125c
                                                      7.116032 n
UART TX state reg 30 DFFARX1 HVT
                                       saed32hvt ss0p7v125c
                                                      7.116032 n
UART_TX_state_reg_31_ DFFARX1_HVT saed32hvt_ss0p7v125c
                                                      7.116032 n
Total 922 cells
                                                      3892.469557
```

#### **Port Report**



#### **Power Report**





| Power Group                 | Internal<br>Power    | Switching<br>Power | Leakage<br>Power            | Total<br>Power            | (   | % )              | At | trs |
|-----------------------------|----------------------|--------------------|-----------------------------|---------------------------|-----|------------------|----|-----|
| io_pad                      | 0.0000               | 0.0000             | 0.0000                      | 0.0000                    | (   | 0.00%)           |    |     |
| memory<br>black_box         | 0.0000<br>0.0000     | 0.0000<br>0.0000   | 0.0000<br>0.0000            | 0.0000                    | (   | 0.00%)<br>0.00%) |    |     |
| clock_network<br>register   | 1.4512e+03<br>3.1416 | 0.0000<br>0.6379   | 0.0000<br>1.1574e+07        | 1.4512e+03<br>15.3546     | (   | 94.95%)          | i  |     |
| sequential<br>combinational | 0.0000<br>22.5152    | 0.0000<br>24.5218  | 0.0000<br>1.4844e+07        | 0.0000<br>61.8805         | ì   | 0.00%)           |    |     |
|                             |                      |                    |                             |                           |     | 4.05%)           |    |     |
| Total<br>1                  | 1.4768e+03 uW        | 25.1597 uW         | 2.6417e+07 pW  Plain Text ▼ | 1.5284e+03 Tab Width: 8 ▼ | 322 | 1. Col 1         | -  | INS |

## **Time Report**


# Negative slack timing violation All looks almost similar


| Startpoint: UART TX state reg 30   | Startpoint: UART TX_state_reg_30   | Open 🕶 🖭                                |                  |           |       |        | mvm_uart_system_timing.rpt<br>~/0_SysV_TharakaK/ASIC_flow_demo/re |  |  |
|--|--|---|------------------|-----------|-------|--------|---|--|--|
| (rising_edge-triggered flip-flop clocked by clk) Endpoint: UART_TX_m_packets_reg_11 (rising_edge-triggered flip-flop clocked by clk) Path Type: max  Des/Clust/Port Wire Load Model Library  Des/Clust/Port Wire Load Model Library  Doint Fanout Cap Trans Incr Path  Point Fanout Cap Trans Incr Path  Clock clk (rise_edge) 0.000 | (rising edge-triggered flip-flop clocked by clk) Endpoint: UART TX mapackets reg 11 (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: max  Des/Clust/Port Wire Load Model Library  Norm_uart_system 8000 saed32hvt_ss0p7v125c  Point Fanout Cap Trans Incr Path  Clock clk (rise edge) Clock network delay (ideal) Clock | slack (VIOLATED)                        |                  |           |       |        | -3.678  |  |  |
| (rising_edge-triggered flip-flop clocked by clk) Endpoint: UART_TX_m_packets_reg_11 (rising_edge-triggered flip-flop clocked by clk) Eath Type: max  Des/Clust/Port Wire Load Model Library  Envm_uart_system 8000 saed32hvt_ss0p7v125c  Doint Fanout Cap Trans Incr Path  Folick clk (rise_edge) Folick network delay (ideal) Folick network network delay (ideal) Folick n | (rising edge-triggered flip-flop clocked by clk) Endpoint: UART TX mapackets reg 11 (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: max  Des/Clust/Port Wire Load Model Library  Norm_uart_system 8000 saed32hvt_ss0p7v125c  Point Fanout Cap Trans Incr Path  Clock clk (rise edge) Clock network delay (ideal) Clock |   |                  |           |       |        |   |  |  |
| ### Crising edge-triggered flip-flop clocked by clk Path Group: clk Path Group: clk Path Group: clk Path Group: max    Des/Clust/Port   Wire Load Model   Library  | ### Composite Co |   | /- <b>/</b> 11   | L11-1     |       |        |   |  |  |
| (rising edge-triggered flip-flop clocked by clk) Path Torous: clk Path Type: max  Des/Clust/Port Wire Load Model Library  Down_uart_system 8000 saed32hvt_ss0p7v125c  Doint Fanout Cap Trans Incr Path  Clock clk (rise edge) 0.000  | (rising edge-triggered flip-flop clocked by clk) Path Topus: clk Path Type: max  Des/Clust/Port Wire Load Model Library  Des/Clust/Port  |   | .1р-тіор сіоскеа | by c(K)   |       |        |   |  |  |
| Path Type: max  Path Type: max  Path Type: max  Path Type: max  Point Fanout Cap Trans Incr Path  Path  Point Path Clock clk (rise edge)  Point Fanout Cap Trans Incr Path  Point Path  Po | Path Type: max  Path Type: max |   | flon clocked b   | v c1k)    |       |        |   |  |  |
| Path Type: max    Des/Clust/Port   Wire Load Model   Library   | Path Type: max    Des/Clust/Port   Wire Load Model   Library   |   | - Itop ctocked b | y CCK)    |       |        |   |  |  |
| Des/Clust/Port Wire Load Model Library  Des/Clust/Port Wire Load Model Library  Desire Fanout Cap Trans Incr Path  Clock clk (rise edge)  Clock clk (rise edge)  Clock network delay (ideal)  ART TX state_reg_30 /CLK (DFFARX1_HVT)  ART TX state_reg_30 /CN (DFFARX1_HVT)  ART TX state_reg_30 /CN (DFFARX1_HVT)  BOUND ART TX RISE REG_30 /CN (DFFARX1_HVT)  BOUND ART TX RISE R | Des/Clust/Port Wire Load Model Library  Desiron Book Saed32hvt_ss0p7v125c  Desiron Saed32hvt_ss0p7v12 |   |                  |           |       |        |   |  |  |
| None   | Saed32hvt_ss0p7v125c   Saed32hvt_ssop7v125c   | den Type: max                           |                  |           |       |        |   |  |  |
| Normal   | Saed32hvt_ss0p7v125c   Panout   Cap   Trans   Incr   Path   Cap    |   | ,                |           |       |        |   |  |  |
| Clock clk (rise edge)  | Clock clk (rise edge)  |   |                  | s0p7v125c |       |        |   |  |  |
| Clock clk (rise edge)   0.000   0.00   | Clock clk (rise edge)  | Point                                   |                  | Сар       | Trans | Incr   | Path  |  |  |
| Clock network delay (ideal)   0.000    | Clock network delay (ideal)   0.000    |   |                  |           |       | 0 000  | 0 000   |  |  |
| JART   TX   state   reg   30   CLK (DFFARX1   HVT)   0.000   0.000   0.000   r     JART   TX   state   reg   30   (DFFARX1   HVT)   0.172   0.508   0.508   r     JART   TX   state   reg   30   (DFFARX1   HVT)   0.172   0.508   0.508   r     J122/Y (NAND4X0   HVT)   0.307   0.420   0.929   f     JART   TX   D19 (net)   1 0.481   0.000   0.929   f     J156/Y (NOR4X1   HVT)   0.13   0.781   1.709   r     JART   TX   D15 (net)   3   1.293   0.000   1.709   r     J30/Y (AND4X1   HVT)   0.305   0.576   2.286   r     J136/Y (A021X2   HVT)   0.319   0.747   3.032   r     J136/Y (A021X2   HVT)   0.319   0.747   3.032   r     J14 (net)   19   8.915   0.000   3.032   r     J36/Y (A022X1   HVT)   0.264   0.531   3.563   r     JART   TX   D14   D14   D15   D15   D16      | JART TX state reg_30 / CLK (DFFARX1 HVT)   |   |                  |           |       |        |   |  |  |
| DART_TX_state_reg_30_/QN (DFFARX1_HVT)   | DART_TX_state_reg_30_/QN (DFFARX1_HVT)   |   | /T)              |           | 0.000 |        |   |  |  |
| 107 (net)  | 107 (net)  |   |                  |           |       |        |   |  |  |
| 122/Y (NAND4X0_HVT)  | Discription      |   |                  | 0.486     |       |        |   |  |  |
| JART_TX_n219 (net)   1   | DART TX_n219 (net)   1   | N 1. C 1. |                  |           | 0.307 |        |   |  |  |
| J150/Y (NOR4XI_HVT)  | 150   Y  |   | 1                | 0.481     |       |        |   |  |  |
| 0.305   0.576   2.286 r     1.   | J30/Y (AND4X1_HVT)   | J150/Y (NOR4X1 HVT)                     |                  |           | 0.113 | 0.781  | 1.709 r   |  |  |
| 11   5.239   0.000   2.286 r   136/Y (A021X2_HVT)   0.319   0.747   3.032 r   114 (net)   19   8.915   0.000   3.032 r   1286/Y (A022X1_HVT)   0.264   0.531   3.563 r   1286/Y (A022X1_HVT)   0.183   0.000   3.563 r   1287/TX_n3 (net)   11   4.813   0.000   3.563 r   1287/TX_n3 (net)   11   4.813   0.000   3.563 r   1287/TX_n440 (net)   1   0.619   0.000   4.042 r   1287/TX_n440 (net)   1   0.619   0.000   4.042 r   1287/TX_n440 (net)   0.183   0.000   4.042 r   1287/TX_n440 (net)   0.183   0.000   4.042 r   1287/TX_n440 (net)   0.183   0.000   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.700   0.364    | Teady (net)  | JART TX n215 (net)                      | 3                | 1.293     |       | 0.000  | 1.709 r   |  |  |
| Jimes  | 136/Y (A021X2 HVT)   | J30/Y (AND4X1_HVT)                      |                  |           | 0.305 | 0.576  | 2.286 r   |  |  |
| 19   | 114 (net)  | n_ready (net)                           | 11               | 5.239     |       | 0.000  | 2.286 r   |  |  |
| UB6/Y (A022X1_HVT)   | 186/Y (A022X1_HVT)   | J136/Y (A021X2_HVT)                     |                  |           | 0.319 | 0.747  | 3.032 r   |  |  |
| UART_TX_n3 (net)       11       4.813       0.000       3.563 r         UART_TX_U242/Y (A0221X1_HVT)       0.183       0.479       4.042 r         UART_TX_n440 (net)       1       0.619       0.000       4.042 r         UART_TX_m_packets_reg_11_/D (DFFASX1_HVT)       0.183       0.000       4.042 r         clock clk (rise edge)       0.700       0.700       0.700         clock network delay (ideal)       0.000       0.700       0.700         UART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r         Library setup time       -0.336       0.364         data required time       0.364         data required time       0.364         data arrival time       4.042  | DART_TX_n3 (net)       11       4.813       0.000       3.563 r         DART_TX_U242/Y (A0221X1_HVT)       0.183       0.479       4.042 r         DART_TX_n440 (net)       1       0.619       0.000       4.042 r         DART_TX_m_packets_reg_11_/D (DFFASX1_HVT)       0.183       0.000       4.042 r         Clock clk (rise edge)       0.700       0.700       0.700         Clock network delay (ideal)       0.000       0.700       0.700         DART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r       0.364         Obstain required time       0.364       0.364       0.364         Obstain required ti  | n114 (net)                              | 19               | 8.915     |       | 0.000  | 3.032 r   |  |  |
| UART_TX_U242/Y (A0221X1_HVT)       0.183       0.479       4.042 r         UART_TX_n440 (net)       1       0.619       0.000       4.042 r         UART_TX_m_packets_reg_11_/D (DFFASX1_HVT)       0.183       0.000       4.042 r         data arrival time       4.042         clock clk (rise edge)       0.700       0.700         clock network delay (ideal)       0.000       0.700         UART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r         library setup time       -0.336       0.364         data required time       0.364         data required time       0.364         data arrival time       4.042  | DART_TX_U242/Y (A0221X1_HVT)   |   |                  |           | 0.264 | 0.531  |   |  |  |
| JART_TX_n440 (net)       1       0.619       0.000       4.042 r         JART_TX_m_packets_reg_11_/D (DFFASX1_HVT)       0.183       0.000       4.042 r         data arrival time       4.042         clock clk (rise edge)       0.700       0.700         clock network delay (ideal)       0.000       0.700         JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r         Library setup time       -0.336       0.364 required time         data required time       0.364         data arrival time       0.364 required time  | JART_TX_n440 (net)       1       0.619       0.000       4.042 r         JART_TX_m_packets_reg_11_/D (DFFASX1_HVT)       0.183       0.000       4.042 r         Jata arrival time       4.042         Clock clk (rise edge)       0.700       0.700         Clock network delay (ideal)       0.000       0.700         JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r         Library setup time       -0.336       0.364         Jata required time       0.364         Jata required time       0.364         Jata arrival time       -4.042  | JART_TX_n3 (net)                        | 11               | 4.813     |       | 0.000  | 3.563 r   |  |  |
| JART_TX_m_packets_reg_11_/D (DFFASX1_HVT)       0.183       0.000       4.042 r         data arrival time       4.042         clock clk (rise edge)       0.700       0.700         clock network delay (ideal)       0.000       0.700         JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r         Library setup time       -0.336       0.364         data required time       0.364         data arrival time       0.364         data arrival time       -4.042  | JART_TX_m_packets_reg_11_/D (DFFASX1_HVT)       0.183       0.000       4.042         data arrival time       4.042         clock clk (rise edge)       0.700       0.700         clock network delay (ideal)       0.000       0.700         JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r         clbrary setup time       -0.336       0.364         data required time       0.364         data required time       0.364         data arrival time       -4.042   |   |                  |           | 0.183 |        |   |  |  |
| data arrival time       4.042         clock clk (rise edge)       0.700       0.700         clock network delay (ideal)       0.000       0.700         JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r         clock network delay (ideal)       -0.336       0.364         data required time       0.364         data required time       0.364         data arrival time       -4.042  | data arrival time       4.042         clock clk (rise edge)       0.700       0.700         clock network delay (ideal)       0.000       0.700         JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r         cibrary setup time       -0.336       0.364         data required time       0.364         data required time       0.364         data arrival time       -4.042   |   | _                | 0.619     |       |        |   |  |  |
| Clock clk (rise edge)  | Clock clk (rise edge)  |   | HVT)             |           | 0.183 | 0.000  |   |  |  |
| clock network delay (ideal)  JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)  Library setup time  data required time  data required time  data arrival time  0.364  -4.042   | O.000   O.700   O.70   | data arrival time                       |                  |           |       |        | 4.042   |  |  |
| clock network delay (ideal)  JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)  Library setup time  data required time  data required time  data arrival time  0.364  -4.042   | O.000   O.700   O.70   | clock clk (rise edge)                   |                  |           |       | 0.700  | 0.700   |  |  |
| JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT) 0.000 0.700 r Library setup time -0.336 0.364 data required time 0.364 data required time 0.364 data arrival time -4.042   | JART_TX_m_packets_reg_11_/CLK (DFFASX1_HVT)       0.000       0.700 r         Library setup time       -0.336       0.364         Stata required time       0.364         Stata arrival time       -4.042  | clock network delay (ideal)             |                  |           |       | 0.000  | 0.700   |  |  |
| Library setup time -0.336 0.364 data required time 0.364 data required time 0.364 data arrival time -4.042   | Library setup time -0.336 0.364 data required time 0.364 data required time 0.364 data arrival time -4.042   |   | (1 HVT)          |           |       | 0.000  | 0.700 r   |  |  |
| data required time 0.364 data arrival time -4.042  | data required time 0.364 data arrival time -4.042  |   |                  |           |       | -0.336 | 0.364   |  |  |
| data required time 0.364 data arrival time -4.042  | data required time 0.364 data arrival time -4.042  |   |                  |           |       |        | 0.364   |  |  |
|  |  |   |                  |           |       |        | 0.364   |  |  |
|  |  |   |                  |           |       |        | -4.042  |  |  |





#### The completed PnR layout visualized inside ICC2





#### The final exported GDSII file visualized using kLayout KLayout 0.27.12 - [+] mvm\_uart\_system.gds [mvm\_uart\_system] File Edit View Bookmarks Display Tools Macros Help Back Forward Select Move Cross Add Polygon Box Text Path Instance Partial (Default) Cells ₽ × ₽× saed32nm\_hvt\_oa.gds [FOOT2X32\_HVT] [+] mvm\_uart\_system.gds [mvm\_uart\_system] × mvm\_uart\_system \$\$VIA12BAR 12/0 \$\$VIA12BAR\_C \$\$VIA12BAN\_C \$\$VIA12LG\_C\_1860\_1860\_8\_8\_0 \$\$VIA12SQ\_1200\_1200\_1\_2\_0 \$\$VIA12SQ\_C 14/0 15/0 16/0 \$\$VIA12SQ\_C \$\$VIA12SQ\_C\_1200\_1200\_12\_12\_0 \$\$VIA12SQ\_C\_1200\_1200\_12\_7\_0 \$\$VIA12SQ\_C\_1200\_1200\_1\_12\_0 \$\$VIA12SQ\_C\_1200\_1200\_1\_2\_0 \$\$VIA12SQ\_C\_1200\_1200\_1\_7\_0 17/0 19/0 \$\$VIA12SQ\_C\_1200\_1200\_6\_12\_0 \$\$VIA12SQ\_C\_1200\_1200\_6\_7\_0 3/0 4/0 5/0 \$\$VIA2350 C \$\$VIA34SQ\_C 10/0 \$\$VIA45SQ C 28/0 (AND2X1\_HVT) AND3X1\_HVT 29/0 31/0 AND4X1 HVT AND4X2\_HVT AO21X1 HVT AO21X2\_HVT AO221X1\_HVT AO222X1\_HVT AO22X1\_HVT AOI21X2 HVT DFFARX1\_HVT DFFASX1 HVT DFFSSRX1\_HVT DFFX1\_HVT FADDX1\_HVT HADDX1\_HVT **▼ ▼ ▲ ∓** HADDX2\_HVT IBUFFX2\_HVT ₽ × Layer Toolbox INVX0\_HVT INVX16 HVT Activate Libraries ₽× T (Default) G path(w=15000 #points=2) on 11/0 in mvm\_uart\_system@1