

And gate project_and - [C:/sv course ass/maxpool_Ass2/project_and/project_and.xpr] - Vivado 2018.3 П <u>File Edit Flow Tools Reports Window Layout View Help Q- Quick Access</u> write_bitstream Complete 🗸 ■ Default Layout IP INTEGRATOR Elaborated Design is out-of-date. Constraints were modified. details Reload Create Block Design Sources × Netlist ? _ 🗆 🖸 Project Summary × Schematic × test_and.sv × Zybo-Master.xdc ? 🗆 🖸 Open Block Design Q | 🛨 | 🛊 | + | 🗈 | • 0 C:/systemverilog-master/systemverilog-master/board_constraints/Zybo-Master.xdc Generate Block Design ∨ □ Design Sources (1) Q | H | ← | → | X | E | E | X | // | H | Q 2 ٥ • test_and (test_and.sv) ✓ SIMULATION Bitstream Generation Completed ∨ 🗁 Constraints (1) TANDAR | LVCM0333 | [get_ports { btn[0]]]; #IO_L20N_T3_34 Sch=STN0 TANDAR | LVCM0333 | [get_ports { btn[1]]]; #IO_L24N_T3_34 Sch=STN1 TANDAR | LVCM0333 | [get_ports (btn[2]]]; #IO_L16P_T2_34 Sch=STN1 TANDAR | LVCM0333 | [get_ports { btn[3]]]; #IO_L16P_T2_34 Sch=STN3 TANDAR | LVCM0333 | [get_ports { btn[3]]]; #IO_L16P_T2_34 Sch=STN3 Run Simulation ∨ 🗎 constrs_1 (1) Bitstream Generation successfully completed. Zvbo-Master.xdc → RTL ANALYSIS > Simulation Sources (1) ✓ Open Elaborated Design > Utility Sources Open Implemented Design Report Methodology Hierarchy Libraries Compile Order NDARD LVCMOS33 } [get_ports { out }]; #IO_L23F_T3_55 sch=LEDO TRANDAR | LVCMOS33 | [get_ports (led(1)]]; #IO_L23F_T3_35 sch=LED1 TRANDAR | LVCMOS33 | [get_ports (led(2)]]; #IO_L3M_T3_35 sch=LED1 TRANDAR | LVCMOS33 | [get_ports (led(3)]]; #IO_L3M_T0_D25_ADIM_35 sch=LED3 ○ <u>V</u>iew Reports Report DRC ? _ 🗆 🖸 X Source File Properties Open Hardware Manager Report Noise ■ Zybo-Masterxdc **+** = Generate Memory Configuration ☆ Schematic Don't show this dialog again ✓ Enabled randar) LVCMOS33) [get_ports ac_bolk]; #IO_L12N_T1_MRCC_35 Sch=AC_BCLK randar) LVCMOS33) [get_ports ac_molk]; #IO_25_34 Sch=AC_MCLK ✓ SYNTHESIS Cancel ► Run Synthesis General Properties > Open Synthesized Design Tcl Console Messages Log Reports Desi in Runs ? _ 0 0 ✓ IMPLEMENTATION ► Run Implementation Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAMs URAM DSP Start Elapsed Run Strategy ✓ synth 1 constrs_1 synth design Complete! 1 0 0.00 1 0 0.00 0 0 4/23/23, 10:07 AM 00:00:20 Vivado Synthesis Default > Open Implemented Design 0 0 0 4/23/23, 10:08 AM 00:00:42 Vivado Implementation [✓ impl_1 constrs_1 write_bitstream Complete! NA NA NA NA 0.809 ✓ PROGRAM AND DEBUG **I** Generate Bitstream urce File: Zybo-Master.xdc A22-0002 ∠ Type here to search 🔔 project_and - [C:/sv course ass/maxpool_Ass2/project_and/project_and.xpr] - Vivado 2018.3 п Eile Edit Flow Iools Reports Window Layout View Help Q- Quick Access write bitstream Complete 🗸 \blacksquare \wedge \wedge \blacksquare \blacksquare \times \triangleright \blacksquare \diamondsuit Σ $\not\simeq$ \mathscr{D} \bowtie Dashboard \neg ■ Default Layout HARDWARE MANAGER - localhost/xilinx tcf/Digilent/210279545026A ? > 1 There are no debut cores. Program device Refrest device Create Block Design ? _ 🗆 🖒 X test_and.sv × Zybo-Master.xdc × ? 🗆 🖰 Onen Block Design Q ¥ ♦ Ø ▶ » ■ C:/sv course ass/maxpool_Ass2/project_and/project_and.srcs/sources_1/new/test_and.sv Generate Block Design Status ö localhost (1) ✓ SIMULATION ^ // Target Devices: ∨ ■ vilinx_tcf/Digilent/210... Open // Tool Versions: Run Simulation arm_dap_0 (0) N/A ∨ **⊚** xc7z010_1 (1) Not prod RTL ANALYSIS // Dependencies: T YADC /Sustam Mo > ∨ Open Elaborated Design // Revision 0.01 - File Created Report Methodology ? _ 🗆 🖸 X // Additional Comments: 23 module test_and(✓ SYNTHESIS input logic a,b, Select an object to see properties output logic out Run Synthesis > Open Synthesized Design assign out = a&b; IMPLEMENTATION Tcl Console × Messages Serial I/O Links Serial I/O Scans _ 0 6 Run Implementation Q = II = II = > Open Implemented Design current_hw_device [get_hw_devices xc7z010_1] refresh hw device -update hw probes false [lindex [get hw devices xc7z010 1] 0] ✓ PROGRAM AND DEBUG INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0). III Generate Bitstream ∨ Open Hardware Manager Type a Tcl command here Open Target <mark>존</mark> 87°F Mostly sunny 🛮 \land 📴 👛 億 億 年 🗡 4/23/2023 |計|| 🔚 📋 헡 👩 🚺 🔈 Type here to search **4**


Showing the input high on the FPGA only when the both a and b pins are high in



step-by-step process for running RTL code on a Zybo board using Vivado:

- 1.Open Vivado and create a new project by clicking on "File" -> "New Project". Follow the prompts to select the project name, location, and target device. In this case, select the Zybo board as the target device.
- 2.Add your RTL code to the project by clicking on "File" -> "Add Sources". Select your RTL code files and add them to the project.
- 3.Create a new block design by clicking on "Create Block Design" under "Flow Navigator". Name the block design and add the Zybo board as a part.
- 4.Add your RTL code to the block design by clicking on "Add IP" in the block design diagram. Select "Add or create design sources" and add your RTL code files to the block design.
- 5.Generate the HDL wrapper by clicking on "Generate Output Products" in the block design diagram. Select "Generate RTL Sources" and "Create HDL Wrapper".
- 6.Generate the bitstream by clicking on "Generate Bitstream" under "Flow Navigator". Wait for the bitstream generation to complete.
- 7.Launch the hardware manager by clicking on "Open Hardware Manager" under "Flow Navigator". Connect the Zybo board to your computer using a USB cable.
- 8.In the hardware manager, click on "Open Target" and select the Zybo board. Then, click on "Program Device" and select the bitstream file you generated in step 6.
- 9.Click "Program" to program the bitstream onto the Zybo board. Wait for the programming to complete





mvm_uart_system

A matrix-vector multiplier is an operation that takes a matrix and a vector as inputs, and produces a vector as output. The output vector is obtained by multiplying each row of the matrix by the corresponding element of the input vector, and then summing the results.

UART+AXIS streams are also used on the final system of mvm_uart_system.

