Kerem Emre Bayrak 22303713 Section: 2 The objective of this project was to use the Basys 3 FPGA board to create a VGA driver system that could draw visuals on a monitor in different features. System Verilog was used to implement the design, which was broken down into multiple phases. A VGA controller, two clock dividers (25MHz and 100MHz), debouncing logic for buttons, memory modules for pixel data storage, and interfaces for human interaction using buttons and a PS/2 mouse were the design's main elements. The implementation included the VGA timing specifications, which call for a resolution of 640x480 pixels at a refresh rate of 60 Hz as specified in the requirements.

The VGA controller module, which controls the horizontal and vertical synchronization signals (hsync and vsync) required to drive a VGA display, was the first implementation module. By synchronizing the timing of drawing each row and each frame, the synchronization signals enabled the display to render each frame accurately. By keeping track of counters for the horizontal and vertical positions (pixel\_x and pixel\_y), the VGA controller produces these signals. The signals are toggled when the counters reach predetermined levels that correspond to the end of the visible area, front porch, sync pulse, and back porch. This timing ensures that the display adheres to the standard 640x480 resolution, with each frame consisting of 525 lines (480 visible lines plus 45 lines for front and back porches and the sync pulse) and each line consisting of 800 clock cycles (640 visible pixels plus 160 clock cycles for horizontal blanking intervals).

The pixel\_clock\_25MHz module created a 25 MHz pixel clock to accommodate the high-speed operation needed for VGA. This module uses a counter to reduce the system clock, which is normally 100 MHz, to 25 MHz. Since every pixel on the screen must be updated at this frequency in order to reach the intended frame rate of 60 Hz, the 25 MHz clock is used for powering the VGA display. A 100 Hz clock divider was also used to control slower processes like updating cursor positions and debouncing button inputs. To do this, the clock\_divider\_100Hz module counts clock cycles and toggles the output clock at the right times.

With the debounced buttons only valid button presses were recorded by implementing the debouncing logic, which was implemented in the debounce module and filtered out mechanical noise from the buttons. This managed the mouse movement and scrolling features, as multiple unintentional triggers could cause the unintended outputs in the frame. The VGA controller, scrolling logic, and debouncing modules were all combined into the top-level module vga\_stage1\_top. By modifying the scroll\_x and scroll\_y values in response to button inputs, the scrolling feature was accomplished. To give the impression that the image was moving across the screen, these offsets were applied to the pixel coordinates.

In drawing\_canvas\_top module, the canvas had a white background at first, and the user could use a brush of any size, from a single pixel to a 3x3 block. Pixel data was saved in the bram\_dual\_port block RAM (BRAM) module, which was used to record the pre synthesized data. The BRAM's dual-port design made it possible to read and write data simultaneously, which made it possible to update the display effectively as the user kept drawing.

For the 3x3 brush size mode for the drawing canvas, desired output couldn't be got. Inaccurate address calculations or logical mistakes in creating the 3x3 block of pixels could be the cause of the brush size problem, especially when addressing edge cases close to canvas borders. A PS/2 mouse interface in the drawing\_canvas\_top2 module is tried to be implemented. PS/2 mouse's signals were decoded by the ps2\_mouse\_controller module, which then extracted the movement of the cursor (delta\_x, delta\_y) and detected left-click events. Compared to button-based movement, this is easier for the user to operate the pointer. The drawing canvas's utility is enhanced by the mouse interface, which was focusing producing drawings simpler. Instead of using the center button (btnC) as in the earlier stages, the left-click button was employed as the trigger for drawing on the canvas.

The testbench waveform (figure 1.) demonstrates the problems with the ps2\_mouse\_controller module, which reveal that even when Mouse\_Clk and Mouse\_Data change, the delta\_x output stays at 00000000. This implies that the mouse data may not be being properly captured or processed by the module. Possible reasons can be a malfunctioning state machine that doesn't detect when a byte is finished, wrong shift register implementation for collecting data bits, or inaccurate Mouse\_Clk.




Figure 1. Simulation output for the mouse controller module




Figure 2. VGA controller RTL Schematics.

90 Cels 30 I/O Ports 403 Nets




Figure 3. RTL Schematics for drawing logic and cursor control implemented in Drawing canvas top module.






Figure 4. PS/ 2 mouse controller RTL schematics.

## **Block Diagrams of Each Module:**





## **Appendix:**

```
`timescale 1ns / 1ps
/////
// Company:
// Engineer:
// Create Date: 12/12/2024 10:57:10 PM
// Design Name:
// Module Name: vga stage1 top
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
/////
module vga stage1 top (
   input logic clk,
   input logic rst,
   input logic btnU,
   input logic btnD,
   input logic btnL,
   input logic btnR,
   output logic hsync,
   output logic vsync,
   output logic [3:0] red,
   output logic [3:0] green,
   output logic [3:0] blue
);
   logic clk 25MHz;
   logic clk 100Hz;
   logic video on;
   logic [9:0] pixel x;
   logic [9:0] pixel_y;
   logic [9:0] scroll x = 0;
   logic [9:0] scroll y = 0;
   logic btnU debounced;
   logic btnD debounced;
   logic btnL_debounced;
   logic btnR_debounced;
   pixel clock 25MHz clk div inst (
       .clk input(clk),
```

```
.rst(rst),
    .clk output(clk 25MHz)
);
clock_divider_100Hz clk_div_100Hz inst (
    .clk input(clk 25MHz),
    .rst(rst),
    .clk output(clk 100Hz)
);
debounce btnU debounce inst (
    .clk(clk 100Hz),
    .rst(rst),
    .button in(btnU),
    .button_out(btnU_debounced)
);
debounce btnD debounce inst (
   .clk(clk 100Hz),
    .rst(rst),
    .button in(btnD),
    .button out (btnD debounced)
);
debounce btnL debounce inst (
    .clk(clk 100Hz),
    .rst(rst),
    .button in(btnL),
    .button out(btnL debounced)
);
debounce btnR_debounce_inst (
    .clk(clk 100Hz),
    .rst(rst),
    .button in (btnR),
    .button out(btnR debounced)
);
vga controller vga inst (
    .clk 25MHz(clk 25MHz),
    .rst(rst),
    .hsync(hsync),
    .vsync(vsync),
    .video_on(video_on),
    .pixel x(pixel x),
    .pixel y(pixel y)
);
always_ff @(posedge clk_100Hz or posedge rst) begin
    if (rst) begin
        scroll_x <= 0;</pre>
        scroll_y <= 0;
    end else begin
        if (btnU debounced) scroll y <= scroll y + 1;</pre>
        if (btnD debounced) scroll y <= scroll y - 1;
        if (btnL_debounced) scroll_x <= scroll_x + 1;</pre>
        if (btnR debounced) scroll x \le scroll x - 1;
```

```
end
   end
   logic checkerboard;
   always comb begin
      checkerboard = ((pixel x + scroll x) >> 5) ^ ((pixel y + scroll y) >>
5);
   end
   always comb begin
      if (video on) begin
          if (checkerboard) begin
             red = 4'hF;
             green = 4'hF;
             blue = 4'hF;
          end else begin
             red = 4'h0;
             green = 4'h0;
             blue = 4'h0;
          end
      end else begin
          red = 4'h0;
          green = 4'h0;
          blue = 4'h0;
      end
   end
endmodule
`timescale 1ns / 1ps
/////
// Company:
// Engineer:
// Create Date: 12/12/2024 09:28:19 PM
// Design Name:
// Module Name: pixel clock 25MHz
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
/////
module pixel clock 25MHz (
   input logic clk input,
   input logic rst,
```

```
output logic clk output
);
   logic [1:0] counter = 2'b00;
   always ff @(posedge clk input or posedge rst) begin
       if (rst) begin
          counter <= 2'b00;</pre>
          clk output <= 1'b0;</pre>
       end else begin
          counter <= counter + 1;</pre>
          if (counter == 2'b01) begin
              clk output <= ~clk output;</pre>
              counter <= 2'b00;
           end
       end
   end
endmodule
`timescale 1ns / 1ps
/////
// Company:
// Engineer:
//
// Create Date: 12/12/2024 11:09:46 PM
// Design Name:
// Module Name: clock divider 100Hz
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
/////
module clock divider 100Hz (
   input logic clk input,
   input logic rst,
   output logic clk_output
);
   logic [19:0] counter = 0;
   always ff @(posedge clk input or posedge rst) begin
       if (rst) begin
          counter <= 0;
          clk output <= 0;</pre>
       end else begin
```

```
if (counter == 499999) begin
              clk output <= ~clk output;</pre>
              counter <= 0;
          end else begin
              counter <= counter + 1;</pre>
          end
       end
   end
endmodule
`timescale 1ns / 1ps
/////
// Company:
// Engineer:
//
// Create Date: 12/12/2024 11:08:59 PM
// Design Name:
// Module Name: debounce
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module debounce (
   input logic clk,
   input logic rst,
   input logic button in,
   output logic button out
);
   logic [2:0] shift reg = 3'b000;
   always ff @(posedge clk or posedge rst) begin
       if (rst) begin
          shift reg <= 3'b000;
       end else begin
          shift_reg <= {shift_reg[1:0], button_in};</pre>
       end
   end
   assign button out = &shift reg;
endmodule
`timescale 1ns / 1ps
```

```
/////
// Company:
// Engineer:
//
// Create Date: 12/12/2024 09:27:15 PM
// Design Name:
// Module Name: vga_controller
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module vga controller (
   input logic clk 25MHz,
   input logic rst,
   output logic hsync,
   output logic vsync,
   output logic video on,
   output logic [9:0] pixel x,
   output logic [9:0] pixel y
);
   localparam H VISIBLE AREA = 640;
   localparam H FRONT PORCH = 16;
   localparam H SYNC PULSE = 96;
   localparam H BACK PORCH = 48;
   localparam H TOTAL
                         = 800;
   localparam V_VISIBLE_AREA = 480;
   localparam V FRONT PORCH = 10;
   localparam V_SYNC_PULSE = 2;
   localparam V BACK PORCH = 33;
   localparam V TOTAL
                        = 525;
   logic [9:0] h count = 0;
   logic [9:0] v_count = 0;
   always ff @(posedge clk 25MHz or posedge rst) begin
       if (rst) begin
          h count <= 0;
          v count <= 0;
       end else begin
          if (h count == H TOTAL - 1) begin
              h count \leq 0;
```

```
if (v count == V TOTAL - 1) begin
                 v count <= 0;
              end else begin
                 v count <= v count + 1;</pre>
              end
          end else begin
              h count <= h count + 1;
          end
       end
   end
   assign hsync = ~(h count >= H VISIBLE AREA + H FRONT PORCH &&
                  h count < H VISIBLE AREA + H FRONT PORCH +
H SYNC PULSE);
   assign vsync = ~(v count >= V VISIBLE AREA + V FRONT PORCH &&
                  v count < V VISIBLE AREA + V FRONT PORCH +
V SYNC PULSE);
   assign video on = (h count < H VISIBLE AREA) && (v count <
V VISIBLE AREA);
   assign pixel x = h count;
   assign pixel y = v count;
endmodule
`timescale 1ns / 1ps
/////
// Company:
// Engineer:
// Create Date: 12/13/2024 08:55:59 PM
// Design Name:
// Module Name: drawing canvas top
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
/////
module drawing canvas top (
   input logic clk,
   input logic rst,
   input logic btnU,
   input logic btnD,
   input logic btnL,
```

```
input logic btnR,
    input logic btnC,
    input logic brush sw,
    input logic [7:0] sw,
    output logic hsync,
    output logic vsync,
    output logic [3:0] red,
    output logic [3:0] green,
    output logic [3:0] blue
);
    logic clk 25MHz;
    logic clk 100Hz;
    logic video_on;
    logic [9:0] pixel_x;
    logic [9:0] pixel y;
    logic [6:0] cursor x = 40;
    logic [5:0] cursor y = 30;
    logic [12:0] write address;
    logic [12:0] read address;
    logic [11:0] write data;
    logic [11:0] read data;
    logic write enable;
    logic [3:0] brush state;
    logic btnU debounced, btnD debounced, btnL debounced, btnR debounced,
btnC debounced;
    pixel_clock_25MHz clk_div_inst (
        .clk input(clk),
        .rst(rst),
        .clk output(clk 25MHz)
    );
    clock divider 100Hz cursor clk div (
        .clk input(clk 25MHz),
        .rst(rst),
        .clk output(clk 100Hz)
    );
    vga controller vga inst (
        .clk 25MHz(clk 25MHz),
        .rst(rst),
        .hsync(hsync),
        .vsync(vsync),
        .video_on(video_on),
        .pixel x(pixel x),
        .pixel y(pixel y)
    );
    debounce debounceU (.clk(clk 100Hz), .rst(rst), .button in(btnU),
.button out(btnU debounced));
    debounce debounceD (.clk(clk 100Hz), .rst(rst), .button in(btnD),
.button out(btnD debounced));
```

```
debounce debounceL (.clk(clk 100Hz), .rst(rst), .button in(btnL),
.button out (btnL debounced));
    debounce debounceR (.clk(clk 100Hz), .rst(rst), .button in(btnR),
.button out (btnR debounced));
    debounce debounceC (.clk(clk 100Hz), .rst(rst), .button in(btnC),
.button out(btnC debounced));
    bram dual port #(
        .DATA WIDTH(12),
        .ADDR WIDTH(13)
    ) bram inst (
        .clk(clk 25MHz),
        .we(write enable),
        .addr write (write address),
        .data_in(write_data),
        .addr read(read address),
        .data out(read data)
    );
    always ff @(posedge clk 100Hz or posedge rst) begin
        if (rst) begin
            cursor x \le 40;
            cursor y \le 30;
        end else begin
            if (btnU debounced && cursor y > 0) cursor y <= cursor y - 1;</pre>
            if (btnD debounced && cursor y < 59) cursor y <= cursor y + 1;
            if (btnL debounced && cursor x > 0) cursor x <= cursor x - 1;
            if (btnR debounced && cursor x < 79) cursor x <= cursor x + 1;
        end
    end
    always comb begin
        case (sw)
            8'b0000 0001: write data = 12'hF00; // Red
            8'b0000 0010: write data = 12'h0F0; // Green
            8'b0000 0100: write data = 12'h00F; // Blue
            8'b0000_1000: write_data = 12'hFF0; // Yellow
            8'b0001 0000: write data = 12'h0FF; // Cyan
            8'b0010 0000: write data = 12'hF0F; // Magenta
            8'b0100 0000: write data = 12'hF80; // Orange
            8'b1000 0000: write data = 12'hFFF; // White
                          write data = 12'hFFF; // Default
            default:
        endcase
    end
always ff @(posedge clk 100Hz) begin
    write enable <= 1'b0;</pre>
    if (btnC debounced) begin
        write address <= {cursor y, cursor x};</pre>
        write_enable <= 1'b1;</pre>
        if (brush sw) begin
            if (cursor y > 0) begin
                if (cursor x > 0) begin
                    write address <= {cursor y - 1, cursor x - 1};</pre>
                     write enable <= 1'b1;</pre>
```

```
end
                 write address <= {cursor y - 1, cursor x};</pre>
                 write enable <= 1'b1;</pre>
                 if (cursor x < 79) begin
                      write address <= {cursor y - 1, cursor x + 1};</pre>
                      write enable <= 1'b1;</pre>
                 end
             end
             if (cursor x > 0) begin
                 write address <= {cursor y, cursor x - 1};</pre>
                 write enable <= 1'b1;</pre>
             end
             if (cursor_x < 79) begin
                 write_address <= {cursor_y, cursor_x + 1};</pre>
                 write enable <= 1'b1;</pre>
             end
             if (cursor y < 59) begin
                 if (cursor x > 0) begin
                     write address <= {cursor y + 1, cursor x - 1};</pre>
                      write enable <= 1'b1;</pre>
                 end
                 write_address <= {cursor_y + 1, cursor_x};</pre>
                 write enable <= 1'b1;</pre>
                 if (cursor x < 79) begin
                      write address <= {cursor y + 1, cursor x + 1};</pre>
                      write enable <= 1'b1;</pre>
                 end
             end
        end
    end
end
    assign read address = {pixel y[9:3], pixel x[9:3]};
    always comb begin
        if (video on) begin
             {red, green, blue} = (read data != 12'h000) ? read data :
12'hFFF;
             if ((pixel x >> 3) == cursor x \& \& (pixel <math>y >> 3) == cursor y \mid \mid
                  (pixel x >> 3) == cursor x - 1 && (pixel y >> 3) == cursor y
(pixel x \gg 3) == cursor x + 1 \&\& (pixel y \gg 3) == cursor y
(pixel x >> 3) == cursor x && (pixel y >> 3) == cursor y - 1
(pixel_x >> 3) == cursor_x \&\& (pixel_y >> 3) == cursor_y + 1)
begin
                 {red, green, blue} = 12'h000;
             end
        end else begin
             {red, green, blue} = 12'h000;
         end
    end
```

```
`timescale 1ns / 1ps
/////
// Company:
// Engineer:
// Create Date: 12/14/2024 09:58:34 PM
// Design Name:
// Module Name: bram dual port #
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
/////
module bram dual port #(
   parameter DATA WIDTH = 12,
   parameter ADDR WIDTH = 13
   input logic clk,
   input logic we,
   input logic [ADDR WIDTH-1:0] addr write,
   input logic [DATA WIDTH-1:0] data in,
   input logic [ADDR WIDTH-1:0] addr read,
   output logic [DATA WIDTH-1:0] data out
);
   (* ram style = "block" *) logic [DATA WIDTH-1:0] memory [0:(1 <<
ADDR WIDTH) - 1];
   always ff @(posedge clk) begin
       if (we) begin
          memory[addr write] <= data in;</pre>
       end
   end
   always ff @(posedge clk) begin
       data out <= memory[addr read];</pre>
   end
endmodule
`timescale 1ns / 1ps
```

```
/////
// Company:
// Engineer:
// Create Date: 12/15/2024 01:23:33 AM
// Design Name:
// Module Name: drawing_canvas_top2
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module drawing canvas top2 (
   input logic clk,
   input logic rst,
   input logic ps2 clk,
   input logic ps2 data,
   input logic brush sw,
   input logic [7:0] sw,
   output logic hsync,
   output logic vsync,
   output logic [3:0] red,
   output logic [3:0] green,
   output logic [3:0] blue
);
   logic clk 25MHz;
   logic clk 100Hz;
   logic video on;
   logic [9:0] pixel x;
   logic [9:0] pixel y;
   logic [6:0] cursor x = 40;
   logic [5:0] cursor_y = 30;
   logic signed [7:0] delta x;
   logic signed [7:0] delta y;
   logic left click;
   logic [12:0] write address;
   logic [12:0] read_address;
   logic [11:0] write data;
   logic [11:0] read data;
   logic write enable;
```

```
pixel clock 25MHz clk div inst (
        .clk input(clk),
        .rst(rst),
        .clk output(clk 25MHz)
    );
    clock divider 100Hz cursor clk div (
        .clk input(clk 25MHz),
        .rst(rst),
        .clk output(clk 100Hz)
    );
    vga controller vga inst (
        .clk_25MHz(clk_25MHz),
        .rst(rst),
        .hsync(hsync),
        .vsync(vsync),
        .video on (video on),
        .pixel x(pixel x),
        .pixel y(pixel y)
    );
    ps2 mouse controller mouse ctrl inst (
        .clock_100Mhz(clk),
        .reset(rst),
        .Mouse Data(ps2 data),
        .Mouse Clk(ps2 clk),
        .delta x(delta x),
        .delta y(delta y),
        .left click(left click)
    );
    bram dual port #(
        .DATA WIDTH(12),
        .ADDR WIDTH(13)
    ) bram inst (
        .clk(clk 25MHz),
        .we(write enable),
        .addr write (write address),
        .data in (write data),
        .addr read(read address),
        .data out(read data)
    );
    always ff @(posedge clk 100Hz or posedge rst) begin
        if (rst) begin
            cursor x \le 40;
            cursor_y <= 30;
        end else begin
            cursor_x \le (cursor_x + delta_x < 0) ? 0
                         (cursor x + delta x > 79) ? 79 : cursor x +
delta_x;
            cursor y <= (cursor y - delta y < 0)</pre>
                                                     ? 0
                         (cursor y - delta y > 59) ? 59 : cursor y -
delta_y;
        end
    end
```

```
always comb begin
        case (sw)
           8'b0000 0001: write data = 12'hF00; // Red
           8'b0000 0010: write data = 12'h0F0; // Green
           8'b0000 0100: write data = 12'h00F; // Blue
           8'b0000 1000: write data = 12'hFF0; // Yellow
           8'b0001 0000: write data = 12'h0FF; // Cyan
           8'b0010 0000: write data = 12'hF0F; // Magenta
           8'b0100 0000: write data = 12'hFFF; // White
           8'b1000 0000: write data = 12'hF80; // Orange
           default:
                         write data = 12'hFFF; // Default to White
       endcase
    end
    always ff @(posedge clk 100Hz) begin
       write enable <= 1'b0;</pre>
        if (left click) begin
           write address <= {cursor y, cursor x};</pre>
           write enable <= 1'b1;</pre>
        end
    end
    assign read address = {pixel_y[9:3], pixel_x[9:3]};
    always comb begin
        if (video on) begin
           {red, green, blue} = (read data != 12'h000) ? read data :
12'hFFF;
           if ((pixel x >> 3) == cursor x && (pixel y >> 3) == cursor y)
begin
               {red, green, blue} = 12'h000;
           end
       end else begin
            \{red, green, blue\} = 12'h000;
        end
    end
endmodule
`timescale 1ns / 1ps
/////
// Company:
// Engineer:
//
// Create Date: 12/15/2024 01:22:58 AM
// Design Name:
// Module Name: ps2_mouse_driver
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
```

```
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////
module ps2_mouse_controller(
   input wire clock_100Mhz,
                   reset,
    input wire
    input wire
                    Mouse Data,
    input wire Mouse Clk,
    output reg signed [7:0] delta x,
    output reg signed [7:0] delta y,
    output reg
                left click
);
    reg [10:0] shift reg;
    reg [5:0] bit_count;
    reg
              byte ready;
    reg [1:0] bytes received;
    reg [7:0] byte 1 data, byte 2 data, byte 3 data;
    always @(negedge Mouse Clk or posedge reset) begin
        if (reset) begin
           bit count <= 0;
       end else begin
           shift reg[bit count] <= Mouse Data;</pre>
           bit count <= bit count + 1;</pre>
           if (bit count == 10) begin
               bit count <= 0;</pre>
               byte ready <= 1;
           end
       end
    end
    always @(posedge clock 100Mhz or posedge reset) begin
        if (reset) begin
           bytes received <= 0;
           delta x \le 0;
           delta y \leq 0;
           left click <= 0;</pre>
       end else if (byte ready) begin
           byte ready <= 0;
           case (bytes_received)
               2'd0: byte 1 data <= shift reg[8:1];
               2'd1: byte_2_data <= shift_reg[8:1];</pre>
               2'd2: begin
                   byte 3 data <= shift_reg[8:1];</pre>
                   left click <= byte 1 data[0];</pre>
                   delta x <= byte 2 data;
                   delta y <= byte 3 data;
               end
```

```
endcase
            bytes received <= bytes received + 1;
            if (bytes received == 2'd2) bytes received <= 0;
        end
    end
endmodule
set property IOSTANDARD LVCMOS33 [get ports {blue[3]}]
set property IOSTANDARD LVCMOS33 [get ports {blue[2]}]
set property IOSTANDARD LVCMOS33 [get ports {blue[1]}]
set property IOSTANDARD LVCMOS33 [get ports {blue[0]}]
set property IOSTANDARD LVCMOS33 [get ports {green[3]}]
set property IOSTANDARD LVCMOS33 [get ports {green[2]}]
set property IOSTANDARD LVCMOS33 [get ports {green[1]}]
set property IOSTANDARD LVCMOS33 [get ports {green[0]}]
set property IOSTANDARD LVCMOS33 [get ports {red[3]}]
set property IOSTANDARD LVCMOS33 [get ports {red[2]}]
set property IOSTANDARD LVCMOS33 [get ports {red[1]}]
set property IOSTANDARD LVCMOS33 [get ports {red[0]}]
set property IOSTANDARD LVCMOS33 [get ports hsync]
set property IOSTANDARD LVCMOS33 [get ports rst]
set property IOSTANDARD LVCMOS33 [get ports vsync]
set_property PACKAGE_PIN P19 [get_ports hsync]
set property PACKAGE PIN R19 [get ports vsync]
set property PACKAGE PIN G19 [get ports {red[0]}]
set property PACKAGE PIN H19 [get ports {red[1]}]
set property PACKAGE PIN J19 [get ports {red[2]}]
set property PACKAGE PIN N19 [get ports {red[3]}]
set property PACKAGE PIN N18 [get ports {blue[0]}]
set property PACKAGE PIN L18 [get ports {blue[1]}]
set_property PACKAGE_PIN K18 [get_ports {blue[2]}]
set property PACKAGE PIN J18 [get ports {blue[3]}]
set property PACKAGE PIN J17 [get_ports {green[0]}]
set property PACKAGE PIN H17 [get ports {green[1]}]
set property PACKAGE PIN G17 [get ports {green[2]}]
set property PACKAGE PIN D17 [get ports {green[3]}]
set property IOSTANDARD LVCMOS33 [get ports clk]
set property PACKAGE PIN W5 [get ports clk]
set property IOSTANDARD LVCMOS33 [get ports brush sw]
set property PACKAGE PIN R2 [get ports brush sw]
set property PACKAGE PIN T1 [get ports rst]
set property IOSTANDARD LVCMOS33 [get ports {sw[7]}]
set property IOSTANDARD LVCMOS33 [get ports {sw[6]}]
set property IOSTANDARD LVCMOS33 [get ports {sw[5]}]
set property IOSTANDARD LVCMOS33 [get ports {sw[4]}]
set property IOSTANDARD LVCMOS33 [get ports {sw[3]}]
```

```
set property IOSTANDARD LVCMOS33 [get ports {sw[2]}]
set property IOSTANDARD LVCMOS33 [get ports {sw[1]}]
set property IOSTANDARD LVCMOS33 [get ports {sw[0]}]
set property PACKAGE PIN V17 [get ports {sw[0]}]
set property PACKAGE PIN V16 [get ports {sw[1]}]
set property PACKAGE PIN W16 [get ports {sw[2]}]
set property PACKAGE PIN W17 [get_ports {sw[3]}]
set property PACKAGE PIN W15 [get ports {sw[4]}]
set property PACKAGE PIN V15 [get ports {sw[5]}]
set property PACKAGE PIN W14 [get ports {sw[6]}]
set property PACKAGE PIN W13 [get ports {sw[7]}]
set property IOSTANDARD LVCMOS33 [get ports btnC]
set property IOSTANDARD LVCMOS33 [get ports btnD]
set property IOSTANDARD LVCMOS33 [get ports btnL]
set property IOSTANDARD LVCMOS33 [get ports btnR]
set property IOSTANDARD LVCMOS33 [get ports btnU]
set property PACKAGE PIN T18 [get ports btnU]
set property PACKAGE PIN T17 [get ports btnR]
set property PACKAGE PIN W19 [get ports btnL]
set_property PACKAGE_PIN U17 [get_ports btnD]
set property PACKAGE PIN U18 [get ports btnC]
set property IOSTANDARD LVCMOS33 [get ports ps2 clk]
set property IOSTANDARD LVCMOS33 [get ports ps2 data]
set property PACKAGE PIN C17 [get ports ps2 clk]
set property PACKAGE PIN B17 [get ports ps2 data]
`timescale 1ns / 1ps
/////
// Company:
// Engineer:
// Create Date: 12/15/2024 10:59:41 PM
// Design Name:
// Module Name: tb ps2 mouse controller
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
/////
```

<sup>`</sup>timescale 1ns / 1ps

```
module tb ps2 mouse controller;
    reg
               clock 100Mhz;
               reset;
    reg
    reg
              Mouse Clk;
              Mouse Data;
    wire signed [7:0] delta x;
    wire signed [7:0] delta_y;
               left click;
    wire
    ps2 mouse controller uut (
        .clock 100Mhz(clock 100Mhz),
        .reset(reset),
        .Mouse_Clk(Mouse_Clk),
        .Mouse_Data(Mouse_Data),
        .delta x(delta x),
        .delta_y(delta_y),
        .left click(left click)
    );
    initial begin
        clock 100Mhz = 0;
        forever #5 clock 100Mhz = ~clock 100Mhz;
    end
    initial begin
        Mouse Clk = 1;
        forever #50 Mouse Clk = ~Mouse Clk;
    end
    initial begin
        reset = 1;
        #100 \text{ reset} = 0;
    end
    task send byte(input [7:0] data);
        integer i;
        for (i = 0; i < 8; i = i + 1) begin
           Mouse Data = data[i];
            @(negedge Mouse Clk);
        end
    endtask
    task send ps2 packet(input [7:0] status, input [7:0] x move, input [7:0]
y move);
        Mouse Data = 0;
        @(negedge Mouse_Clk);
        send byte(status);
        Mouse Data = 1;
        @(negedge Mouse Clk);
        Mouse Data = 0;
        @(negedge Mouse Clk);
        send byte(x move);
```

```
Mouse Data = 1;
        @(negedge Mouse Clk);
        Mouse Data = 0;
        @(negedge Mouse Clk);
        send_byte(y_move);
        Mouse_Data = 1;
        @(negedge Mouse Clk);
    endtask
    initial begin
       Mouse_Data = 1;
        #200;
        send ps2 packet(8'b0000 0001, 8'd10, 8'd5);
        #100000;
        send ps2 packet(8'b0000 0000, 8'hEC, 8'hF1);
        $stop;
    end
    initial begin
       $monitor("Time: %0t | delta x: %0d | delta y: %0d | left click: %b",
$time, delta_x, delta_y, left_click);
    end
endmodule
```