



Scanned with CamScanner




Scanned with CamScanner

Design process:) c. size (cache) 2) Line Size (every line con map to a set & the coordinality of the set is associativity 3) Associativity 4) # levels polia 5) Refflacement 3) Write update policy write Alloc vs Not alloc 8) split is unified 512 × 109 if 512 9B log (0/10) 9+ 50 30) 64 KB I c - cachesize a - 8 6 - block/line sizy a - associativing 27 Miss Rate Any men access time Exce time. will affect this associativity since you will have to perallel for in the set . tine = Hut time + MR & Miss Penalty mem access (but at a=8, diminishing assoc MR 1-2 thumb rule - if cache size is 82 k then decrease in MR if 64 k Keepry a=1 4 04 cache Size keeping cache size associating Miss Penalty = 25 cycles Hit time = 64 KB cache



	,			100
1	W Alloc	No Allac	# Miss on a read	2
W M[100]	M	M	always bring it.	Sall V
W M[100] W M[100]	H	M	O V	
R M(200)	m \	М		1
	н \	Н		
		М		
R M[100]	Н			0
M M(IO)	\ H	Н		
		ACC 20 10 10 10 10 10 10 10 10 10 10 10 10 10		Contract of
effectiveness of	seperate i-cache	2 d-cache		6 11 3
16 KB I-cach		s abe		6
	1000 1	ASIO.		
16KB D-cach	, MR = 40.9	<u> </u>		0
	1000	met.		10
VS		43.3 int 100 x		110
32 kB W	nifical, MR=	1000		- III c
	, le	Instr. Hit tak	en 1 cycle	
A Ssume 36%	instrave L/s.	Data "	1 cycle with separate	CHI
			D-CIOCE	C
14			h 2 eyeles with unified.	C
MP = 200	yeles			CI
What is the	AMAT)			c
			1 - (2 + 43.3, 200) 1 - 500 1	172
$MK sep = \frac{44.72}{13.67}$	6.0329		1×(2+43.3,200)	
1360		*	(a a g a l de g	PC .
$MR_{u} = \frac{43.3}{1360} =$	0.0318	4-14-5	[P	
(300				
AMAT			64 1-	
ah - 100 /1+	2.82 .200) + 36	x (1+ 40.9.	(200) = 7.57 ycles	6
Sep-) 100x (1+ 3	136	0.36	1000	6
			1.72	6
يا د د د د د د د د د د د د د د د د د د د	· - imm = +	3.82 , 200		500
Total you	7000	3.82 × 200	(Z)	5
		~	+0 CC+	
			1.71 01 (1)	
unified -	2 000	A. Maria	1.36 + 86.64	
1/+ 2x	3.36+ 43.3 x	= 8.08 cycles	7 7	4
1.72	1360	H IC	+ 43.3 × 20 13c	6
10		111 11	1364 X	2

Scanned with CamScanner



class — AMD option case study TLB entry is 8 bytes LI hit time = 1 ycle L2 hit time = 7 cycle LI TLB SIZE -> 40 PTES " -> 512 -> Block repl as LRU (approx) 11 → fully assoc 12 -> 4 way to LI-split I-cache & D-cache 64 KB 2-way SA, Hit Time = 3 cycles LRU; L2 - unified 512 KB 16-way SA Hit time = 9 eyeles L3 - unified, 32-way SA Hit time = 30 cycles IO - related terms I/o instr . mem mapped 10 1/0 · control register / dotus reg. · polling vs interrupt driven 1/0 > DMA (Dixect mem Access) I/O when this guy is xearly with disk info I it will place it in main memory Reliability, Availability, MTTF, MTBF, MTTR

