



Xilinx Vivado Simulation


• Run Vivado


















Select xc7z010clg225-1 (just for simulation use)













Use a same file name as the module name









Top module has a symbol at the left of source file





Design a half adder


```
Project Summary x ha.v x
                                                                                                                                            ? 🗆 🖸
C:/Users/Jaehyun/Engineering_design_project/project_3/project_3.srcs/sources_1/new/ha.v
                                                                                                                                                ×
ø
6 : // Create Date: 2020/03/22 14:09:10
7 : // Design Name:
8 : // Module Name: ha
9 : // Project Name:
10 : // Target Devices:
11 : // Tool Versions:
12 // Description:
14 : // Dependencies:
15 : //
16 : // Revision:
17 : // Revision 0.01 - File Created
18 // Additional Comments:
21
23 | module ha(A, B, S, C);
24
    input A:
26
    input B;
27 | output S:
    output C:
29
30 | assign S = A ^ B;
   assign C = A & B;
32
33
    endmodule
34
```















```
Project Summary x ha.v x tb_ha.v x
                                                                                                                                               ? 🗆 🖸
C:/Users/Jaehyun/Engineering_design_project/project_3/project_3.srcs/sim_1/new/tb_ha.v
Q | 🛗 | ♠ | → | 🐰 | 🛅 | 🛅 | 🗶 | // | 頭 | ♀ |
17 // Revision 0.01 - File Created
18 : // Additional Comments:
21
22
    module tb_ha();
24
25 | reg A_t, B_t;
    wire S_t, C_t;
    ha h1 (.A (A_t), .B ( B_t), .S (S_t), .C (C_t));
28
29
30
    initial begin
31
   A_t = 0
32 | B_t = 0;
33
    #5
    A_t = 0;
    B_t = 1
    #5
    A_t = 1
    B_t = 0;
39
    A_t = 1
    B_t = 1
42
    end
43
44
     endmodule
45
```









Right click on a waveform





Right click on a module




- Restart (Ctrl+Shift+F5)
 - Restart simulation without reflecting source code changes



- Run for ...
 - Run a simulation for a specified time




- Run All
 - Run a simulation until no signal changes for a time or it reaches \$finish;



- Relaunch Simulation
 - Recompile source codes to reflect changes



Restart and run a simulation for 30 ns



Save Waveform configuration

