由于 CPU 架构设计原因,目前主流 CPU (Intel Xeon E5-2600 系列)单颗最大支持 40 条 PCIe 通道,双路服务器最多支持 80 条 PCIe 通道,所以支持两个 GPU 以上的服务器,GPU 与 GPU 之间是有多种不同的连接形式,一般来讲最常见的几种连接形式是以下几种:

PLX— 指 GPU 与 GPU 之间采用同一个 PLX Switch 芯片相连, Switch 芯片由 CPU 控制,同一个 Switch 之下的 GPU 互传数据,速度较快。PHB— 指 GPU 与 GPU 之间通过同一个 CPU 相连,同一个 CPU 之下的 GPU 互传数据,速度较快。

SOC— 指 GPU 与 GPU 之间跨 CPU 相连,采用这种链接形式, GPU 之间 互传数据,速度最慢。

PXB— 指 GPU 与 GPU 之间采用多个 PLX switch 芯片, 目前市面上主流产品几乎不采用这种设计。

NV#— 指 GPU 与 GPU 之间通过 NVI ink 相连,在 NVI ink 直连情况下 GPU 与 GPU 之间互传数据,速度非常快,在 NVI ink 间接连接情况下,由于 NVI ink 设计原因,使得程序有很大的优化空间, GPU 与 GPU 互 传数据速度也要明显高于其他链接形式。

下面是我司几款主流产品 GPU 连接的架构图

超微 SYS-7048GR-TR

部门:技术部 报告人: 李化敏

```
GPU1
                       GPU2
                                GPU3
                                        CPU Affinity
                                        0-7,16-23
GPU0
                PHB
                                        0-7,16-23
       PHB
GPU2
       SOC
                                PHB
                                        8-15,24-31
                        PHB
                                        8-15.24-31
Legend:
     = Self
 SOC = Connection traversing PCIe as well as the SMP link between CPU sockets(e.g. QPI)
      = Connection traversing PCIe as well as a PCIe Host Bridge (typically the CPU)
      - Connection traversing multiple PCIe switches (without traversing the PCIe Host Bridge)
      = Connection traversing a single PCIe switch
      = Connection traversing a bonded set of # NVLinks
 ser@user-ubuntu:~$
```

通过上图可以看到, GPU0 和 GPU1 是一个 CPU 控制, GPU2 和 GPU3 是另外一个 CPU 控制, 缺点比较明显 (GPU0 或 GPU1 传数据到 GPU2 或 GPU3 的时候, 速度很慢), 客户编写 GPU 通讯函数的时候可以针对这种情况做优化。

超微 SYS-4028GR-TR

```
[root@gpu01 ~]# nvidia-smi topo -m
                                 GPU3
                                                           GPU6
                                                                   GPU7
        GPU0
                GPU1
                         GPU2
                                          GPU4
                                                  GPU5
                                                                            mlx4 0 CPU Affinity
GPU0
                 PIX
                         PHB
                                 PHB
                                          SOC
                                                  SOC
                                                           SOC
                                                                   SOC
                                                                            PHB
                                                                                    0-9,20-29
GPU1
                                                                                    0-9,20-29
                         PHB
                                          SOC
                                                  SOC
                                                           SOC
                                                                   SOC
GPU2
        PHB
                PHB
                                 PTX
                                          SOC
                                                                                    0-9,20-29
                                                  SOC
                                                           SOC
                                                                   SOC
                                                                            PHB
GPU3
        PHB
                PHB
                         PIX
                                          SOC
                                                  SOC
                                                           SOC
                                                                   SOC
                                                                            PHB
                                                                                    0-9,20-29
GPU4
        SOC
                 SOC
                         SOC
                                 SOC
                                                  PIX
                                                          PHB
                                                                   PHB
                                                                            SOC
                                                                                    10-19,30-39
GPL15
                                 SOC
                                          PTX
                                                                                    10-19,30-39
        SOC
                SOC
                         SOC
                                                          PHB
                                                                   PHR
                                                                            SOC
GPU6
        SOC
                 SOC
                         SOC
                                 SOC
                                          PHB
                                                  PHB
                                                                   PIX
                                                                            SOC
                                                                                    10-19,30-39
GPU7
        SOC
                                 SOC
                                          PHB
                                                  PHB
                                                          PIX
                                                                            SOC
                                                                                    10-19,30-39
                 SOC
                         SOC
mlx4_0 PHB
                PHB
                         PHB
                                          SOC
                                                                   SOC
                                                  SOC
                                                           SOC
Legend:
      = Self
  SOC = Connection traversing PCIe as well as the SMP link between CPU sockets(e.g. QPI)
  PHB = Connection traversing PCIe as well as a PCIe Host Bridge (typically the CPU)
      = Connection traversing multiple PCIe switches (without traversing the PCIe Host Bridge)
  PIX = Connection traversing a single PCIe switch
      = Connection traversing a bonded set of # NVLinks
```


根据上图能分析出该机型一共有 4 个 PLX switch 芯片, 一个 CPU 控制两个 PLX switch, GPU0-GPU3 互传数据速度较快, GPU4-GPU7 互传数据速度较快, 但是 0-3 任意一个 GPU 传数据到 4-7 任意一个 GPU时, 需要跨 CPU, 速度较慢, 客户编写 GPU 通讯函数的时候可以针对都门: 技术部

这种情况做优化。

超微 SYS-4028GR-TR2

根据上图可以分析出该机型一共有两个PLX switch 芯片,并且通过一颗 CPU 控制,也就是说所有 GPU 之间互传数据的话,速度都比较理想,且该机型支持高达 10 个 GPU,该机型是 4028GR-TR 的升级版,是目前最适合做深度学习的 GPU 服务器(目前未发现其他厂商有类似产品)。

部门:技术部 报告人: 李化敏



上图为 4028GR-TR&4028GR-TR2 架构参考图。

泰安 7079


```
GPU3
                                                                                                          CPU Affinity
                                  GPU2
                                                                      GPU5
                                                                                   GPU6
                                                           SOC
GPUO
            X
                                   PHB
                                               PHB
                                                                                                          0-7,16-23
                                  PHB
GPU1
                                               PHB
GPU2
                       PHB
           PHB
GPU3
           PHB
                                                                                               PHB
GPU4
                                                                                   PHB
                                                                                               PHB
3PU5
                                                                                   PHB
egend:
        = Connection traversing PCIe as well as the SMP link between CPU sockets(e.g. QPI)

    Connection traversing PCIe as well as a PCIe Host Bridge (typically the CPU)
    Connection traversing multiple PCIe switches (without traversing the PCIe Host Bridge)
    Connection traversing a single PCIe switch

NV# = Connection traversing a bonded set of # NVLinks serGuser-ubuntu:~$
```

通过上图可以看到泰安 7079 采用和超微 4028GR-TR 类似的设计,这种设计也是目前市面上绝大多数厂商八卡机主流设计。

部门:技术部 报告人: 李化敏




上图为泰安7079架构参考图。

Nvidia DGX-1

SOC SOC SOC NV1 NV1 NV1 NV1 X SOC PHBSOC PIX 20-39,60-79 [0] PIX PIX PHB PHB SOC SOC SOC X SOCPHB SOC 2 SOC SOC SOC SOC SOC SOC PHB PHB PHB SOC X SOCPHB 1 PHB PHB PIX PIX SOC SOC SOC SOC PHB SOC X SOCPHB 3 SOC SOC SOC PHB PHB PIX PIX SOC SOC SOC PHB SOC X SOCPHB 4 PHB PHB PIX PIX SOC SOC PHB PHB PIX PIX SOCPHBSOC X		GPU0	GPU1	GPU2	GPU3	GPU4	GPU5	GPU6	GPU7	mlx5 0	mlx5 2	mlx5 1	mlx5 3 CPU Affini
NV1 NV1 X NV1 SOC SOC NV1 SOC PHB SOCPIX SOC 0-19,40-59 NV1 NV1 NV1 NV1 X SOC SOC SOC NV1 PHB SOCPIX SOC 0-19,40-59 NV1 SOC SOC SOC X NV1 NV1 NV1 SOC PIXSOC PHB 20-39,60-79 SOC NV1 SOC SOC NV1 X NV1 NV1 SOC PIXSOC PHB 20-39,60-79 SOC SOC NV1 SOC NV1 NV1 NV1 X NV1 SOC PIXSOC PHB 20-39,60-79 SOC SOC SOC NV1 NV1 NV1 X NV1 SOC PHBSOC PIX 20-39,60-79 SOC	GPU0	X	NV1	NV1	NV1	NV1	SOC	SOC	SOC	PIX	SOCPHB		0-19,40-59
NV1 NV1 NV1 X SOC SOC SOC NV1 PHB SOCPIX SOC 0-19,40-59 NV1 SOC SOC SOC X NV1 NV1 NV1 SOC PIXSOC PHB 20-39,60-79 SOC NV1 SOC SOC NV1 X NV1 NV1 SOC PIXSOC PHB 20-39,60-79 SOC SOC NV1 SOC NV1 X NV1 SOC PHBSOC PIX 20-39,60-79 SOC SOC SOC NV1 NV1 NV1 X NV1 SOC PHBSOC PIX 20-39,60-79 SOC SOC SOC SOC NV1 NV1 NV1 NV1 X SOC PHBSOC PIX 20-39,60-79 SOC SOC SOC SOC SOC SOC SOC SOC SOC X SOCPHB SOC	GPU1	NV1	X	NV1	NV1	SOC	NV1	SOC	SOC	PIX	SOCPHB		
NV1 SOC SOC SOC X NV1 NV1 NV1 SOC PIXSOC PHB 20-39,60-79 SOC NV1 SOC SOC NV1 X NV1 NV1 SOC PIXSOC PHB 20-39,60-79 SOC SOC NV1 SOC NV1 NV1 X NV1 SOC PIXSOC PHB 20-39,60-79 SOC SOC SOC NV1 NV1 X NV1 SOC PHBSOC PIX 20-39,60-79 SOC SOC SOC SOC SOC SOC SOC SOC SOC PHBSOC PIX 20-39,60-79 0 PIX PIX PHB PHB PHB SOC SOC SOC SOC X SOCPHB SOC PIX 20-39,60-79 SOC SOC SOC SOC SOC SOC SOC X SOCPHB SOCPHB SOC X SOCPHB SOCPHB SOC X SOCPHB SOCPHB SOC X SOCPHB	GPU2	NV1	NV1	X	NV1	SOC	SOC	NV1	SOC	PHB			
NV1 SOC SOC NV1 X NV1 NV1 SOC PIXSOC PHB 20-39,60-79	GPU3	NV1	NV1	NV1	×	SOC	SOC	SOC	NV1	PHB			
SOC SOC NV1 SOC NV1 NV1 X NV1 SOC PHBSOC PIX 20-39,60-79 SOC SOC SOC NV1 NV1 NV1 X SOC PHBSOC PIX 20-39,60-79 PIX PIX PHB PHB SOC SOC SOC X SOCPHB SOC SOC SOC SOC SOC SOC X SOCPHB SOC 1 PHB PHB PIX PIX SOC SOC SOC SOC X SOCPHB SOCPHB SOC X SOCPHB	GPU4	NV1	SOC	SOC	SOC	X	NV1	NV1	NV1				
SOC SOC NV1 SOC NV1 NV1 X NV1 SOC PHBSOC PIX 20-39,60-79 SOC SOC SOC NV1 NV1 NV1 NV1 X SOC PHBSOC PIX 20-39,60-79 PIX PIX PHB PHB SOC SOC SOC X SOCPHB SOC 2 SOC SOC SOC PIX PIX PHB PHB SOC X SOCPHB SOCX X	GPU5	SOC	NV1	SOC	SOC	NV1	X	NV1	NV1				
SOC SOC SOC NV1 NV1 NV1 NV1 X SOC PHBSOC PIX 20-39,60-79 0 PIX PIX PHB PHB SOC SOC SOC SOC X SOCPHB SOC 2 SOC SOC SOC SOC SOC PHB PHB SOC X SOCPHB PHB PHB PHB PHB PIX PIX SOCPHB SOC X SOCPHB SOC X SOCPHB SOCPHB SOC X SOCPHB SOC X SOCPHB SOCPHB PHB PHB PHB PIX PIX SOCPHB SOCX X SOCPHB	GPU6		SOC	NV1	SOC	NV1	NV1	X					
0 PIX PIX PHB PHB SOC SOC SOC SOC X SOCPHB SOC 2 SOC	GPU7		SOC	SOC	NV1	NV1	NV1						20-39,60-79
2 SOC SOC SOC SOC PIX PIX PHB PHB SOC X SOC PHB SOC X SOC	mlx5 0		PIX	PHB	PHB	SOC	SOC						
TI PHB PHB PIX PIX SOC SOC SOC SOC PHB SOC X SOC SOC PHB PHB PIX PIX SOC PHBSOC X Send:	mlx5 2			50C	SOC	PIX							
3 SOC SOC SOC PHB PHB PIX PIX SOC PHBSOC A	mlx5 1		PHB	PIX	PIX	SOC							
	mlx5_3			SOC	SOC	PHB	PHB	PIX	PIX	SOC	PHBSUC	Α.	
525	Legend	:										Ŧ	
= Self OC = Connection traversing PCIe as well as the SMP link between CPU sockets(e.g. QPI) OC = Connection traversing PCIe as well as the SMP link between CPU sockets(e.g. QPI)	Legend	:				11	the SMD	link he	tueen (P	II sockets	(e.a. OPI)	I	
	PHB PXB	- Con	nection t	raversin	g multip	te Pule :	MTITIES	(without	travers	ing the re	10 11030 01	77.	
OC = Connection traversing PCIe as well as a PCIe Host Bridge (typically the CPU) HB = Connection traversing PCIe as well as a PCIe Host Bridge (typically the CPU) XB = Connection traversing multiple PCIe switches (without traversing the PCIe Host Bridge)	PIX	- Con	naction t	raversin	a sind	re brie :	MILCH						
XB = Connection traversing multiple PCIe switches	NV#	= Con	nection t	raversin	g a bond	ed set of	# MALTU	18.5					

由上图可以看到 DGX-1 所有的 GPU 都是通过 NVI ink 形式直接或者间接相连,若要完全避免 GPU 通讯延迟问题,程序通讯函数要根据下图架构来做优化,由于接口速度问题 (NVI ink 单向传输速度比 PCI-E 3.0x16 单向传输速度快 5 倍),采用 NVI ink 形式连接,远比市面上部门:技术部

采用 PCI-E 形式连接互传数据要快的多。



上图为 DGX-1 架构参考图。

部门: 技术部 报告人: 李化敏