

### Work 3.2 – UART Transmiter Module

Course: Integrated Systems Design II

Student: Bruno Bavaresco Zaffari

Professor: Marlon Moraes





#### Síntese - Cadence Genus:

 Acessando via SSH à paxos, você deverá carregar o módulo do Genus no Terminal aberto

> source /sofi64/source\_gaph module load genus genus

• Definição da biblioteca que será utilizada neste projeto.

set\_db library /soft64/design-kits/stm/65nm-cmos065\_536/CORE65GPSVT\_5.1/libs/CORE65GPSVT\_nom\_1.00V\_25C.lib

 Leitura do(s) arquivo(s) VHDL que compõe o projeto. Neste exemplo o código fonte foi nomeado como "fifo\_sync.vhd"

read\_hdl -vhdl fifo\_sync.vhd

 Elaboração do projeto. Neste exemplo a entidade do projeto foi nomeada como "fifo\_sync".

elaborate fifo\_sync

```
Representation of the contract to produce the contract to the contract to the contract to the contract to the contract that contract has no effect on synthesis. [MBL-639]

in file specified Contract has no effect on synthesis. [MBL-639]

in file values are ignored for synthesis. [MBL-639]

in fil
```

### read sdc constraints.sdc

```
: in file 'uart_tx2.vhd' on line 173.
@genus:root: 7> elaborate uart_tx2
            : Elaborating Design. [ELAB-1]
: Elaborating Design. [ELAB-1]
: Elaborating top-level block 'uart_tx2' from file 'uart_tx2.vhd'.
: Binding to architecture. [ELAB-5]
: Elaborating architecture 'rtl' for entity 'uart_tx2'.
: Done Elaborating Design. [ELAB-3]
: Done elaborating 'uart_tx2'
Info
Info
               Done elaborating 'uart_tx2'.
Checking for analog nets.
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks..
Completed Unified Mux Engine Tricks
   Trick
                               | Accepts | Rejects | Runtime (ms) |
                                          0 |
                                                         0 |
                                                                           0.00 |
  ume_constant_bmux |
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: uart_tx2, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)

Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: uart_tx2, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
UM: flow.cputime flow.realtime timing.setup.tns timing.setup.wns snapshot
UM:*
                                                                                                           elaborate
design:uart_tx2
@genus:root: 8> read_sdc const2.sdc
Statistics for commands executed by read_sdc:
"create_clock" - successful
                                                                    1
19
                                                                                             0 (runtime
  "get_ports"
                                                                                             0 (runtime
                                                                                                                0.01)
                                          - successful
  "set_input_transition"
"set_load"
                                                                                             0 (runtime
0 (runtime
                                                                    16
                                                                                                                0.00)
                                          - successful
                                          - successful
                                                                                                                0.00)
  "set_load_unit"

    successful

                                                                                             0 (runtime
                                                                                                                0.00)
 read_sdc completed in 00:00:00 (hh:mm:ss)
@genus:root: 9>
```

5. Ainda no terminal do Genus aplique as constraints ao projeto, e realize a síntese lógica do projeto observando os impactos de cada etapa no diagrama esquemático apresentado na interface gráfica da ferramenta:

```
read_sdc ./constraints.sdc
synthesize -to_generic -effort low
synthesize -to_mapped -effort low
```

```
synthesize -to_generic -effort high synthesize -to_mapped -effort high
```

Devido ao fato de serem grandes os arquivos foram salvos em .txt junto a esse diretório.

# Report timing:

```
@genus:root: 20> report_timing
     Generated by:
Generated on:
                                                               Genus(TM) Synthesis Solution 21.12-s068_1
Jun 03 2025 04:55:42 pm
                                                              uart_tx2
_nominal_ (balanced_tree)
enclosed
     Module:
     Operating conditions:
Wireload mode:
                                                               timing library
     Area mode:
Path 1: MET (9470 ps) Setup Check with Pin counter_reg[10]/CP->D
Group: clock_in
Startpoint: (R) counter_reg[0]/CP
Clock: (R) clock_in
Endpoint: (F) counter_reg[10]/D
Clock: (R) clock_in
                  Clock Edge:+ 10000
                                                                                    Launch
                                                                                                0
                Src Latency:+
Net Latency:+
Arrival:=
                                                          0
                                                                                                Θ
                                                                0 (I)
                                                                                                0 (I)
                                                        10000
                               Setup:-
            Required Time:=
Launch Clock:-
Data Path:-
                                                           9946
                                                             0
                                                             476
                               Slack:=
                                                          9470
                                                                                                  (arrival)
HS65_GS_DFPQX9
HS65_GS_HA1X4
HS65_GS_MOR2X5
HS65_GS_DFPQX9
    counter_reg[0]/CP -
counter_reg[0]/Q -
g11198_5477/C0 -
g11161_2802/C0 -
g11139_6131/C0 -
g11137_5122/C0 -
g11122_2802/C0
                                                                    CP->Q R
                                                                                                                                                                                                                    58
                                                                                                                                                                                                58
                                                                 B0->C0 R
B0->C0 R
B0->C0 R
B0->C0 R
                                                                                                                                                                                                42
40
                                                                                                                                                                                 21
21
21
21
21
21
21
21
29
26
                                                                                                                                                                                                                 100
                                                                                                                                                               2.4
2.4
2.4
2.4
2.4
2.4
2.4
2.4
                                                                                                                                                                                                                 140
                                                                                                                                                                                                                 181
221
262
302
                                                                                                                                                                                                40
                                                                                                                                                                                                40
    g11137 _5122/C0 -
g11112 _2802/C0 -
g11111 _2398/C0 -
g11096 _9945/C0 -
g11089 _2802/C0 -
g11085 _8428/C0 -
g11083 _5107/Z -
g11081 _2398/Z -
counter_reg[10]/D <<<
                                                                    B0->C0 R
                                                                                                                                                                                                40
                                                                    B0->C0 R
B0->C0 R
                                                                                                                                                                                                40
                                                                                                                                                                                                40
                                                                                                                                                                                                                 342
                                                                    B0->C0 R
                                                                                                                                                                                                40
                                                                                                                                                                                                                 383
                                                                                                                                                               4.5
                                                                                                                                                                                                46
33
                                                                    B0->C0 R
                                                                                                                                                                                                                 428
                                                                    B->Z R
A->Z F
- F
                                                                                                                                                                                                                 462
                                                                                                                                                                2.3
                                                                                                                                                                                                                 476
                                                                                                                                                                                                                 476
```

Report power:

```
@genus:root: 21> report_power
                    : Joules engine is used. [RPT-16]
                 : Joules engine is being used for the command report power.
: ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
Info
                 : uart tx2
                 : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report : 100%
Info
                 : ACTP-0001 Activity propagation ended for stim#0
: PWRA-0001 [PwrInfo] compute_power effective options
Info
Info
                  : -mode : vectorless
                  : -skip_propagation : 1
                 : -frequency_scaling_factor : 1.0
: -use_clock_freq : stim
                  : -stim :/stim#0
                  : -fromGenus : 1
                  : ACTP-0001 Timing initialization started
Info
                  : ACTP-0001 Timing initialization ended
Info
Info
                 : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
: option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
: flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
                  of power analysis, ignored this option.

PWRA-0002 Started 'vectorless' power computation.
Info
                 : PWRA-0009 [PwrInfo] Power Computation Progress Report : 100% : PWRA-0002 Finished power computation.
Info
Info
                 : PWRA-0007 [PwrInfo] Completed successfully.
Info
                  : Info=6, Warn=2, Error=0, Fatal=0
Instance: /uart_tx2
Power Unit: W
PDB Frames: /stim#0/frame#0
                                               Leakage Internal Switching
                                                                                                                                                    Total Row%
         Category
             memory 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0.00% egister 4.66720e-06 3.65974e-05 2.21943e-06 4.34840e-05 59.40% latch 0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00 0.00%
          register

      4.25062e-06
      1.29683e-05
      7.54738e-06
      2.47663e-05
      33.83%

      0.00000e+00
      0.000000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.000000e+00
      0.00000e+00
       0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00
      0.00000e+00

                 logic
                   bbox
                 clock
                     pad
                       pm
     Subtotal 8.91782e-06 4.95657e-05 1.47168e-05 7.32003e-05 99.99%
Percentage 12.18% 67.71% 20.10% 100.00% 100.00%
@genus:root: 22>
```

## Report area: