
EECS 361 Computer Architecture Lecture 10: Designing a Multiple Cycle Controller

Review of a Multiple Cycle Implementation


- ° The root of the single cycle processor's problems:
 - The cycle time has to be long enough for the slowest instruction
- ° Solution:
 - Break the instruction into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
 - Cycle time: time it takes to execute the longest step
 - Keep all the steps to have similar length
 - This is the essence of the multiple cycle processor
- The advantages of the multiple cycle processor:
 - Cycle time is much shorter
 - Different instructions take different number of cycles to complete
 - Load takes five cycles
 - Branch only takes three cycles
 - Allows a functional unit to be used more than once per instruction

Review: Instruction Fetch Cycle, In the Beginning

- ° Every cycle begins right AFTER the clock tick:
 - mem[PC] PC<31:0> + 4




You are here!




Review: Instruction Fetch Cycle, The End


Every cycle ends AT the next clock tick (storage element updates):




Putting it all together: Multiple Cycle Datapath





Instruction Fetch Cycle: Overall Picture



Register Read / Instruction Decode (Continue)







Outline of Today's Lecture

- ° Recap
- ° Review of FSM control
- ° From Finite State Diagrams to Microprogramming

Overview

° Control may be designed using one of several initial representations. The choice of sequence control, and how logic is represented, can then be determined independently; the control can then be implemented with one of several methods using a structured logic technique.

Sequencing Control

Explicit Next State
Function

Logic Representation

Logic Equations

Finite State Diagram

Microprogram counter
+ Dispatch ROMs

Truth Tables


ROM

"hardwired control"


Microprogram counter
+ Dispatch ROMs

Truth Tables

Initial Representation: Finite State Diagram



Sequencing Control: Explicit Next State Function



Next state number is encoded just like datapath controls

Logic Representative: Logic Equations

- ° Next state from current state
 - State 0 -> <u>State1</u>
 - State 1 -> S2, S6, S8, S9
 - State 2 -> S3, S5
 - State 3 ->______
 - State 4 ->State 0
 - State 5 -> <u>State 0</u>
 - State 6 -> State 7
 - State 7 -> State 0
 - State 8 -> <u>State 0</u>
 - State 9-> State 10
 - State 10 -> State 0


- °Alternatively, prior state & condition
- <u>S4, S5, S7, S8, S10</u> -> State0
- -> State 2
- _____-> State 3
 - _____ -> State 4
 - State $2 \cdot \text{op} = \text{sw} \rightarrow \text{State } 5$
- _____ -> State 6
 - State 6 -> State 7

-> State 1

- _____ -> State 8
- State2 & op = ORi -> State 9
- _____ -> State 10


Implementation Technique: Programmable Logic Arrays

Each output line the logical OR of logical AND of input lines or their complement: AND minterms specified in top AND plane, OR sums specified in bottom OR plane



Implementation Technique: Programmable Logic Arrays

Each output line the logical OR of logical AND of input lines or their complement: AND minterms specified in top AND plane, OR sums specified in bottom OR plane



361 multicontroller.16

Multicycle Control


- Given numbers of FSM, can turn determine next state as function of inputs, including current state
- ° Turn these into Boolean equations for each bit of the next state lines
- Can implement easily using PLA
- ° What if many more states, many more conditions?
- ° What if need to add a state?

Next Iteration: Using Sequencer for Next State


- Before Explicit Next State: Now, try variation step from right hand side
- ° Few sequential states in small FSM: suppose added floating point?
- $^{\circ}$ Still need to go to non-sequential states: e.g., state 1 => 2, 6, 8, 9

Initial Representation Finite State Diagram Microprogram **Explicit Next State Sequencing Control** Microprogram counter **Function** + Dispatch ROMs Truth Tables **Logic Equations Logic Representation** Implementation Technique PLA ROM "hardwired control" "microprogrammed control"

Sequencer-based control unit



Sequencer-based control unit details




One ROM per Dispatching state

Dispatch ROM 1			
Op	Name	State	
000000	Rtype	0110	
000100	beq	1000	
001011	ori	1001	
100011	lw	0010	
101011	\mathbf{SW}	0010	

Dispatch ROM 2		
Ор	Name	State
100011	lw	0011
101011	SW	0101

Implementing Control with a ROM



° Instead of a PLA, use a ROM with one word per state ("Control word")

Implementing Control with a ROM

° Instead of a PLA, use a ROM with one word per state ("Control word")

State number	Control Word Bits 18-2	Control Word Bits 1-0
0	10010100000001000	11
1	0000000010011000	01
2	0000000000010100	10
3	00110000000010100	11
4	00110010000010110	00
5	00101000000010100	00
6	0000000001000100	11
7	0000000001000111	00
8	01000000100100100	00
9	1000001000000000	11
10		00
11		00


Next Iteration: Using Microprogram for Representation

Initial Representation

Sequencing Control

Logic Representation

Implementation Technique



- ° ROM can be thought of as a sequence of control words
- ° Control word can be thought of as instruction: "microinstruction"
- Rather than program in binary, use assembly language

Microprogramming

- ° Control is the hard part of processor design
 - ° Datapath is fairly regular and well-organized
 - ° Memory is highly regular
 - ° Control is irregular and global
 - ° 100s of states, even with a simple instruction set

Microprogramming:

 A Particular Strategy for Implementing the Control Unit of a processor by "programming" at the level of register transfer operations

Microarchitecture:


-- Logical structure and functional capabilities of the hardware as seen by the microprogrammer

Microprogram Control Design

Each microinstruction specifies the set of control signals in a given state.

Executing a microinstruction: assert the specified control signals

Each microinstruction has address, represents 1 clock cycle



Sequencing:


Unconditional: go to single next state Conditional: next state depends on input

Microinstruction format:

Series of fields: each field specifies set of control signals Some fields control the micro-PC

μseq μaddr A-mux B-mux bus enables register enables

Macroinstruction Interpretation



Microprogramming Pros and Cons

- ° Ease of design
- ° Flexibility
 - Easy to adapt to changes in organization, timing, technology
 - Can make changes late in design cycle, or even in the field
- ° Can implement very powerful instruction sets (just more control memory)
- Generality
 - Can implement multiple instruction sets on same machine.
 - Can tailor instruction set to application.
- ° Compatibility
 - Many organizations, same instruction set
- ° Costly to implement
- ° Slow

Summary: Multicycle Control

Microprogramming and hardwired control have many similarities, perhaps biggest difference is initial representation and ease of change of implementation, with ROM generally being easier than PLA

Sequencing Control

Explicit Next State
Function

Logic Representation

Logic Equations

Finite State Diagram

Microprogram counter
+ Dispatch ROMs

Truth Tables

ROM

"hardwired control"

Microprogram counter
+ Dispatch ROMs

Truth Tables