# **EECS 361 Computer Architecture**


Lecture 11
Designing a Pipeline Processor

#### Overview of a Multiple Cycle Implementation

- ° The root of the single cycle processor's problems:
  - The cycle time has to be long enough for the slowest instruction
- ° Solution:
  - Break the instruction into smaller steps
  - Execute each step (instead of the entire instruction) in one cycle
    - Cycle time: time it takes to execute the longest step
    - Keep all the steps to have similar length
  - This is the essence of the multiple cycle processor
- ° The advantages of the multiple cycle processor:
  - Cycle time is much shorter
  - Different instructions take different number of cycles to complete
    - Load takes five cycles
    - Jump only takes three cycles
  - Allows a functional unit to be used more than once per instruction
    - For example, use ALU for next PC calculation, and for add/sub

#### **Multiple Cycle Processor**

° MCP: A functional unit to be used more than once per instruction




#### **Outline of Today's Lecture**

- ° Recap and Introduction
- ° Introduction to the Concept of Pipelined Processor
- ° Pipelined Datapath and Pipelined Control
- Output of the Property of t
- ° Pipeline Example: Instructions Interaction
- Summary


#### **Pipelining is Common!**

- Laundry Example
- Sammy, Marc, Susan, Albert each have one load of clothes to wash, dry, and fold
- Washer takes 30 minutes

- ° Dryer takes 30 minutes
- "Folder" takes 30 minutes
- "Stasher" takes 30 minutes to put clothes into drawers













#### **Sequential Laundry**




- Sequential laundry takes 8 hours for 4 loads
- If they learned pipelining, how long would laundry take?

# Pipelined Laundry: Start work ASAP



<sup>°</sup> Pipelined laundry takes 3.5 hours for 4 loads!

#### **Pipelining Lessons**




- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Multiple tasks operating simultaneously using different resources
- Potential speedup = Number pipe stages
- Pipeline rate limited by slowest pipeline stage
- Unbalanced lengths of pipe stages reduces speedup
- Time to "fill" pipeline and time to "drain" it reduces speedup
- Stall for Dependences


#### Why Pipeline?

- Suppose we execute 100 instructions
- Single Cycle Machine
  - 45 ns/cycle x 1 CPI x 100 inst = 4500 ns
- Multicycle Machine
  - 10 ns/cycle x 4.2 CPI (due to inst mix) x 100 inst = 4200 ns
- Ideal pipelined machine (5-stage pipeline)
  - 10 ns/cycle x (1 CPI x 100 inst + 4 cycle drain) = 1040 ns

#### The Five Steps of a Load Instruction




#### The Five Stages of Load



- ° Ifetch: Instruction Fetch
  - Fetch the instruction from the Instruction Memory
- ° Reg/Dec: Register Read and Instruction Decode
- Exec: Calculate the memory address
- ° Mem: Read the data from the Data Memory
- ° Wr: Write the data back to the register file


#### **Pipelining the Load Instruction**




- The five independent functional units in the pipeline datapath are:
  - Instruction Memory for the Ifetch stage
  - Register File's Read ports (bus A and busB) for the Reg/Dec stage
  - ALU for the Exec stage
  - Data Memory for the Mem stage
  - Register File's Write port (bus W) for the Wr stage
- One instruction enters the pipeline every cycle
  - One instruction comes out of the pipeline (complete) every cycle
- The "Effective" Cycles per Instruction (CPI) is 1

#### **Conventional Pipelined Execution Representation**

Time IFetch Dec Exec Mem WB IFetch Dec Exec WB Mem IFetch Dec Mem Exec WB IFetch Dec Exec Mem WB IFetch Dec Exec Mem **WB Program Flow** IFetch Dec Exec Mem WB




#### Why Pipeline? Because the resources are there!



#### Can pipelining get us into trouble?

- ° Yes: Pipeline Hazards
  - structural hazards: attempt to use the same resource two different ways at the same time
    - E.g., combined washer/dryer would be a structural hazard or folder busy doing something else (watching TV)
  - data hazards: attempt to use item before it is ready
    - E.g., one sock of pair in dryer and one in washer; can't fold until get sock from washer through dryer
    - instruction depends on result of prior instruction still in the pipeline
  - control hazards: attempt to make a decision before condition is evaulated
    - E.g., washing football uniforms and need to get proper detergent level; need to see after dryer before next load in
    - branch instructions
- ° Can always resolve hazards by waiting
  - pipeline control must detect the hazard
  - take action (or delay action) to resolve hazards

#### Single Memory is a Structural Hazard




Detection is easy in this case!

#### **Structural Hazards limit performance**


- Example: if 1.3 memory accesses per instruction and only one memory access per cycle then
  - average CPI = 1.3
  - otherwise resource is more than 100% utilized
  - More on Hazards later

#### Pipelining the R-type and Load Instruction



- ° We have a problem:
  - Two instructions try to write to the register file at the same time!


#### The Four Stages of R-type



- ° Ifetch: Instruction Fetch
  - Fetch the instruction from the Instruction Memory
- ° Reg/Dec: Registers Fetch and Instruction Decode
- Exec: ALU operates on the two register operands
- ° Wr: Write the ALU output back to the register file

#### **Important Observation**


- Each functional unit can only be used once per instruction
- ° Each functional unit must be used at the same stage for all instructions:
  - Load uses Register File's Write Port during its 5th stage



• R-type uses Register File's Write Port during its 4th stage

_	1	2	3	4
R-type	Ifetch	Reg/Dec	Exec	Wr


### Solution 1: Insert "Bubble" into the Pipeline




- ° Insert a "bubble" into the pipeline to prevent 2 writes at the same cycle
  - The control logic can be complex
- No instruction is completed during Cycle 5:
  - The "Effective" CPI for load is >1


#### Solution 2: Delay R-type's Write by One Cycle

- ° Delay R-type's register write by one cycle:
  - Now R-type instructions also use Reg File's write port at Stage 5
  - Mem stage is a NOP stage: nothing is being done






#### The Four Stages of Store




- ° Ifetch: Instruction Fetch
  - Fetch the instruction from the Instruction Memory
- ° Reg/Dec: Register Read and Instruction Decode
- Exec: Calculate the memory address
- ° Mem: Write the data into the Data Memory

#### The Four Stages of Beq




- ° Ifetch: Instruction Fetch
  - Fetch the instruction from the Instruction Memory
- ° Reg/Dec: Register Read and Instruction Decode
- Exec: ALU compares the two register operands
  - Adder calculates the branch target address
- $^{\circ}$  Mem: If the registers we compared in the Exec stage are the same,
  - Write the branch target address into the PC

#### **A Pipelined Datapath**




#### The Instruction Fetch Stage




#### A Detail View of the Instruction Unit


° Location 10: lw \$1, 0x100(\$2)



#### The Decode / Register Read Stage




## Load's Address Calculation (Execute) Stage




#### A Detail View of the Execution Unit You are here! Clk Exec Mem **<< 2** Target 32 Ex/Mem: Load PC+432 busA ID/Ex Register Zero 32 **ALUout** busB 32 32 Addr, dest=R1 Extender <u>ALUctr</u> imm16 32 16 ALU Control Rt Rd Mux ALUSrc=1 ALUOp=Add ExtOp=1 RegDst=0 pipeline.31


# Load's Memory Access Stage




#### Load's Write Back Stage




#### What about control? The Instruction Fetch Stage



#### What about control? The Decode / Register Read Stage




### What about control? Load's Execute Stage




# What about control? Load's Memory Access Stage

° Location 10: lw \$1, 0x100(\$2) \$1 <- Mem[(\$2) + 0x100]




# What about control? Load's Write Back Stage

° Location 10: lw \$1, 0x100(\$2) \$1 <- Mem[(\$2) + 0x100]




### **How About Control Signals?**

- ° Key Observation: Control Signals at Stage N = Func (Instr. at Stage N)
  - N = Exec, Mem, or Wr
- ° Example: Controls Signals at Exec Stage = Func(Load's Exec)




#### **Pipeline Control**

- ° The Main Control generates the control signals during Reg/Dec
  - Control signals for Exec (ExtOp, ALUSrc, ...) are used 1 cycle later
  - Control signals for Mem (MemWr Branch) are used 2 cycles later
  - Control signals for Wr (MemtoReg MemWr) are used 3 cycles later




### Beginning of the Wr's Stage: A Real World Problem



- $^{\circ}$  At the beginning of the Wr stage, we have a problem if:
  - RegAdr's (Rd or Rt) Clk-to-Q > RegWr's Clk-to-Q
- Similarly, at the beginning of the Mem stage, we have a problem if:
  - WrAdr's Clk-to-Q
     MemWr's Clk-to-Q
- ° We have a race condition between Address and Write Enable!


#### The Pipeline Problem

- ° Multiple Cycle design prevents race condition between Addr and WrEn:
  - Make sure Address is stable by the end of Cycle N
  - Asserts WrEn during Cycle N + 1
- $^{\circ}$  This approach can NOT be used in the pipeline design because:




# Synchronized Register File & Synchronized Memory

- Solution: And the Write Enable signal with the Clock
  - This is the ONLY place where gating the clock is used
  - MUST consult circuit expert to ensure no timing violation:
    - Example: Clock High Time > Write Access Delay




### **A More Extensive Pipelining Example**




- ° End of Cycle 4: Load's Mem, R-type's Exec, Store's Reg, Beq's Ifetch
- ° End of Cycle 5: Load's Wr, R-type's Mem, Store's Exec, Beq's Reg
- $^{\circ}$  End of Cycle 6: R-type's Wr, Store's Mem, Beq's Exec
- $^{\circ}$  End of Cycle 7: Store's Wr, Beq's Mem


° 0: Load's Mem 4: R-type's Exec 8: Store's Reg 12: Beq's Ifetch




° 0: Lw's Wr 4: R's Mem 8: Store's Exec 12: Beq's Reg 16: R's Ifetch




° 4: R's Wr 8: Store's Mem 12: Beq's Exec 16: R's Reg 20: R's Ifet



° 8: Store's Wr 12: Beq's Mem 16: R's Exec 20: R's Reg 24: R's Ifet




# The Delay Branch Phenomenon (Branch – Control – Hazard)



- Although Beq is fetched during Cycle 4:
  - Target address is NOT written into the PC until the end of Cycle 7
  - Branch's target is NOT fetched until Cycle 8
  - 3-instruction delay before the branch take effect
- This is referred to as Branch Hazard:
  - Clever design techniques can reduce the delay to ONE instruction

### The Delay Load Phenomenon (Data Hazard)



- ° Although Load is fetched during Cycle 1:
  - The data is NOT written into the Reg File until the end of Cycle 5
  - We cannot read this value from the Reg File until Cycle 6
  - 3-instruction delay before the load take effect
- ° This is referred to as Data Hazard:
  - Clever design techniques can reduce the delay to ONE instruction

#### **Summary**

- Disadvantages of the Single Cycle Processor
  - Long cycle time
  - Cycle time is too long for all instructions except the Load
- ° Multiple Clock Cycle Processor:
  - Divide the instructions into smaller steps
  - Execute each step (instead of the entire instruction) in one cycle
- ° Pipeline Processor:
  - Natural enhancement of the multiple clock cycle processor
  - Each functional unit can only be used once per instruction
  - If an instruction is going to use a functional unit:
    - it must use it at the same stage as all other instructions
  - Pipeline Control:
    - Each stage's control signal depends ONLY on the instruction that is currently in that stage