

**361**  
**Computer Architecture**  
**Lecture 8: Designing Single Cycle Control**


# Outline of Today' s Lecture

- **Recap and Introduction**
- **Complete the datapath: Branch/Jump instructions**
- **Control for Register-Register & Or Immediate instructions**
- **Control signals for Load, Store, Branch, & Jump**
- **Building a local controller: ALU Control**
- **The main controller**
- **Summary**

# Recap: The MIPS Subset


- **ADD and subtract**

- add rd, rs, rt
- sub rd, rs, rt



- **OR Imm:**

- ori rt, rs, imm16



- **LOAD and STORE**


- lw rt, rs, imm16
- sw rt, rs, imm16

- **BRANCH:**



- beq rs, rt, imm16

- **JUMP:**

- j target




# Recap: Arithmetic, Logical, Ld/St Operations




## Recap: The Instruction Fetch Unit (so far)

- The common RTL operations
  - Fetch the Instruction:  $\text{mem}[\text{PC}]$
  - Update the program counter:
    - Sequential Code:  $\text{PC} \leftarrow \text{PC} + 4$
    - **Branch and Jump**:  $\text{PC} \leftarrow \text{“something else”}$



## 3f: The Branch Instruction




◦ **beq rs, rt, imm16**

- **mem[PC]**                      **Fetch the instruction from memory**
- **Equal <- R[rs] == R[rt]**              **Calculate the branch condition**
- **if (COND eq 0)**                      **Calculate the next instruction's address**
  - **PC <- PC + 4 + ( SignExt(imm16) x 4 )**
- **else**
  - **PC <- PC + 4**


# Datapath for Branch Operations

° beq rs, rt, imm16

Datapath generates condition (equal)




# Putting it All Together: A Single Cycle Datapath





# An Abstract View of the Critical Path

- Register file and ideal memory:
  - The CLK input is a factor ONLY during write operation
  - During read operation, behave as combinational logic:
    - Address valid => Output valid after “access time.”



Critical Path (Load Operation) =  
PC's Clk-to-Q +  
Instruction Memory's Access Time +  
Register File's Access Time +  
ALU to Perform a 32-bit Add +  
Data Memory Access Time +  
Setup Time for Register File Write +  
Clock Skew


# Binary Arithmetic for the Next Address

- In theory, the PC is a 32-bit byte address into the instruction memory:
  - Sequential operation:  $PC\langle 31:0 \rangle = PC\langle 31:0 \rangle + 4$
  - Branch operation:  $PC\langle 31:0 \rangle = PC\langle 31:0 \rangle + 4 + \text{SignExt}[\text{Imm16}] * 4$
- The magic number “4” always comes up because:
  - The 32-bit PC is a byte address
  - And all our instructions are 4 bytes (32 bits) long
- In other words:
  - The 2 LSBs of the 32-bit PC are always zeros
  - There is no reason to have hardware to keep the 2 LSBs
- In practice, we can simplify the hardware by using a 30-bit  $PC\langle 31:2 \rangle$ :
  - Sequential operation:  $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1$
  - Branch operation:  $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1 + \text{SignExt}[\text{Imm16}]$
  - In either case: Instruction Memory Address =  $PC\langle 31:2 \rangle$  concat “00”

# Next Address Logic: Expensive and Fast Solution


- Using a 30-bit PC:

- Sequential operation:  $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1$
- Branch operation:  $PC\langle 31:2 \rangle = PC\langle 31:2 \rangle + 1 + \text{SignExt}[\text{Imm16}]$
- In either case: Instruction Memory Address =  $PC\langle 31:2 \rangle$  concat "00"




# Next Address Logic: Cheap and Slow Solution

- Why is this slow?
  - Cannot start the address add until Zero (output of ALU) is valid
- Does it matter that this is slow in the overall scheme of things?
  - Probably not.



# RTL: The Jump Instruction




° j target

- mem[PC] Fetch the instruction from memory
- $PC<31:2> \leftarrow PC<31:28> \text{ concat } target<25:0>$   
Calculate the next instruction's addr

# Instruction Fetch Unit


° j target

- $PC\langle 31:2 \rangle \leftarrow PC\langle 31:28 \rangle \text{ concat target}\langle 25:0 \rangle$




## Putting it All Together: A Single Cycle Datapath

- We have everything except control signals





# An Abstract View of the Implementation



- Logical vs. Physical Structure




# A Real MIPS Datapath



# More Recent Processors

- Pipelining is important (last IA-32 without it was 80386 in 1985)



Chapter 5

Chapter 4.6

- Pipelining is used for the simple instructions favored by compilers


***“Simply put, a high performance implementation needs to ensure that the simple instructions execute quickly, and that the burden of the complexities of the instruction set penalize the complex, less frequently used, instructions”***

# Summary so far

- **5 steps to design a processor**
  - 1. Analyze instruction set => datapath requirements
  - 2. Select set of datapath components & establish clock methodology
  - 3. Assemble datapath meeting the requirements
  - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
  - 5. Assemble the control logic
- **MIPS makes it easier**
  - Instructions same size
  - Source registers always in same place
  - Immediates same size, location
  - Operations always on registers/immediates
- **Single cycle datapath => CPI=1, CCT => long**
- **Next: implementing control (Steps 4 and 5)**


# The Big Picture: Where are We Now?

- The Five Classic Components of a Computer



- Next Topic: Designing the Control for the Single Cycle Datapath

# RTL: The ADD Instruction




◦ **add rd, rs, rt**


- **mem[PC]**                      **Fetch the instruction from memory**
- **$R[rd] \leftarrow R[rs] + R[rt]$**                       **The actual operation**
- **$PC \leftarrow PC + 4$**                       **Calculate the next instruction's**  
**address**

# Instruction Fetch Unit at the Beginning of Add / Subtract


- Fetch the instruction from Instruction memory:  $\text{Instruction} \leftarrow \text{mem}[\text{PC}]$ 
  - This is the same for all instructions



# The Single Cycle Datapath during Add and Subtract




◦  $R[rd] \leftarrow R[rs] + / - R[rt]$



# Instruction Fetch Unit at the End of Add and Subtract


◦  $PC \leftarrow PC + 4$

- This is the same for all instructions except: Branch and Jump







# The Single Cycle Datapath during Or Immediate




◦  $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




# The Single Cycle Datapath during Or Immediate




°  $R[rt] \leftarrow R[rs] \text{ or } \text{ZeroExt}[Imm16]$




# The Single Cycle Datapath during Load




°  $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




# The Single Cycle Datapath during Load




◦  $R[rt] \leftarrow \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




# The Single Cycle Datapath during Store




◦ Data Memory {R[rs] + SignExt[imm16]} <- R[rt]




# The Single Cycle Datapath during Store




◦ Data Memory {R[rs] + SignExt[imm16]} <- R[rt]




# The Single Cycle Datapath during Branch




◦ if (R[rs] - R[rt] == 0) then Zero <- 1 ; else Zero <- 0



# Instruction Fetch Unit at the End of Branch




° if (Zero == 1) then  $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$  ; else  $PC = PC + 4$






# Instruction Fetch Unit at the End of Branch




if (Zero == 1) then  $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$ ; else  $PC = PC + 4$



# The Single Cycle Datapath during Jump




- Nothing to do! Make sure control signals are set correctly!




## Instruction Fetch Unit at the End of Jump



- ```
° PC <- PC<31:29> concat target<25:0> concat "00"
```



## Step 4: Given Datapath: RTL -> Control



# A Summary of Control Signals

## inst      Register Transfer

|              |                                                                                                                                                              |                        |
|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|
| <b>ADD</b>   | $R[rd] \leftarrow R[rs] + R[rt];$                                                                                                                            | $PC \leftarrow PC + 4$ |
|              | $ALUsrc = \text{RegB}, ALUctr = \text{"add"}, \text{RegDst} = rd, \text{RegWr}, nPC\_sel = \text{"+4"}$                                                      |                        |
| <b>SUB</b>   | $R[rd] \leftarrow R[rs] - R[rt];$                                                                                                                            | $PC \leftarrow PC + 4$ |
|              | $ALUsrc = \text{RegB}, ALUctr = \text{"sub"}, \text{RegDst} = rd, \text{RegWr}, nPC\_sel = \text{"+4"}$                                                      |                        |
| <b>ORi</b>   | $R[rt] \leftarrow R[rs] + \text{zero\_ext}(\text{Imm16});$                                                                                                   | $PC \leftarrow PC + 4$ |
|              | $ALUsrc = \text{Im}, \text{Extop} = \text{"Z"}, ALUctr = \text{"or"}, \text{RegDst} = rt, \text{RegWr}, nPC\_sel = \text{"+4"}$                              |                        |
| <b>LOAD</b>  | $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})];$                                                                                       | $PC \leftarrow PC + 4$ |
|              | $ALUsrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"},$<br>$\text{MemtoReg}, \text{RegDst} = rt, \text{RegWr},$<br>$nPC\_sel = \text{"+4"}$ |                        |
| <b>STORE</b> | $\text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})] \leftarrow R[rs];$                                                                                       | $PC \leftarrow PC + 4$ |
|              | $ALUsrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"}, \text{MemWr}, nPC\_sel = \text{"+4"}$                                                |                        |
| <b>BEQ</b>   | if ( $R[rs] == R[rt]$ ) then $PC \leftarrow PC + \text{sign\_ext}(\text{Imm16}) \parallel 00$ else $PC \leftarrow PC + 4$                                    |                        |
|              | $nPC\_sel = \text{"Br"}, ALUctr = \text{"sub"}$                                                                                                              |                        |

# A Summary of the Control Signals


See Appendix A

|                                         |         |          |                   |         |         |          |         |
|-----------------------------------------|---------|----------|-------------------|---------|---------|----------|---------|
| <div><div>func</div><div>op</div></div> | 10 0000 | 10 0010  | We Don't Care :-) |         |         |          |         |
|                                         | 00 0000 | 00 0000  | 00 1101           | 10 0011 | 10 1011 | 00 0100  | 00 0010 |
|                                         | add     | sub      | ori               | lw      | sw      | beq      | jump    |
| RegDst                                  | 1       | 1        | 0                 | 0       | x       | x        | x       |
| ALUSrc                                  | 0       | 0        | 1                 | 1       | 1       | 0        | x       |
| MemtoReg                                | 0       | 0        | 0                 | 1       | x       | x        | x       |
| RegWrite                                | 1       | 1        | 1                 | 1       | 0       | 0        | 0       |
| MemWrite                                | 0       | 0        | 0                 | 0       | 1       | 0        | 0       |
| Branch                                  | 0       | 0        | 0                 | 0       | 0       | 1        | 0       |
| Jump                                    | 0       | 0        | 0                 | 0       | 0       | 0        | 1       |
| ExtOp                                   | x       | x        | 0                 | 1       | 1       | x        | x       |
| ALUctr<2:0>                             | Add     | Subtract | Or                | Add     | Add     | Subtract | xxx     |


|        |    |    |                |    |           |       |       |                  |
|--------|----|----|----------------|----|-----------|-------|-------|------------------|
|        | 31 | 26 | 21             | 16 | 11        | 6     | 0     |                  |
| R-type | op |    | rs             | rt | rd        | shamt | funct | add, sub         |
| I-type | op |    | rs             | rt | immediate |       |       | ori, lw, sw, beq |
| J-type | op |    | target address |    |           |       |       | jump             |

# The Concept of Local Decoding

| op         | 00 0000  | 00 1101 | 10 0011 | 10 1011 | 00 0100  | 00 0010 |
|------------|----------|---------|---------|---------|----------|---------|
|            | R-type   | ori     | lw      | sw      | beq      | jump    |
| RegDst     | 1        | 0       | 0       | x       | x        | x       |
| ALUSrc     | 0        | 1       | 1       | 1       | 0        | x       |
| MemtoReg   | 0        | 0       | 1       | x       | x        | x       |
| RegWrite   | 1        | 1       | 1       | 0       | 0        | 0       |
| MemWrite   | 0        | 0       | 0       | 1       | 0        | 0       |
| Branch     | 0        | 0       | 0       | 0       | 1        | 0       |
| Jump       | 0        | 0       | 0       | 0       | 0        | 1       |
| ExtOp      | x        | 0       | 1       | 1       | x        | x       |
| ALUop<N:0> | "R-type" | Or      | Add     | Add     | Subtract | xxx     |



# The Encoding of ALUop




- In this exercise, ALUop has to be 2 bits wide to represent:
  - (1) “R-type” instructions
  - “I-type” instructions that require the ALU to perform:
    - (2) Or, (3) Add, and (4) Subtract
- To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
  - (1) “R-type” instructions
  - “I-type” instructions that require the ALU to perform:
    - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)


|                  | R-type   | ori  | lw   | sw   | beq      | jump |
|------------------|----------|------|------|------|----------|------|
| ALUop (Symbolic) | “R-type” | Or   | Add  | Add  | Subtract | xxx  |
| ALUop<2:0>       | 1 00     | 0 10 | 0 00 | 0 00 | 0 01     | xxx  |




# The Decoding of the “func” Field



|                  | R-type   | ori  | lw   | sw   | beq      | jump |
|------------------|----------|------|------|------|----------|------|
| ALUop (Symbolic) | “R-type” | Or   | Add  | Add  | Subtract | xxx  |
| ALUop<2:0>       | 1 00     | 0 10 | 0 00 | 0 00 | 0 01     | xxx  |



| func<5:0> | Instruction Operation |
|-----------|-----------------------|
| 10 0000   | add                   |
| 10 0010   | subtract              |
| 10 0100   | and                   |
| 10 0101   | or                    |
| 10 1010   | set-on-less-than      |



| ALUctr<2:0> | ALU Operation    |
|-------------|------------------|
| 010         | Add              |
| 110         | Subtract         |
| 000         | And              |
| 001         | Or               |
| 111         | Set-on-less-than |

# The Truth Table for ALUctr

| ALUop<br>(Symbolic) | R-type   | ori  | lw   | sw   | beq      |
|---------------------|----------|------|------|------|----------|
|                     | "R-type" | Or   | Add  | Add  | Subtract |
| ALUop<2:0>          | 1 00     | 0 10 | 0 00 | 0 00 | 0 01     |

| funct<3:0> | Instruction Op.  |
|------------|------------------|
| 0000       | add              |
| 0010       | subtract         |
| 0100       | and              |
| 0101       | or               |
| 1010       | set-on-less-than |

| ALUop  |        |        | func   |        |        |        | ALU<br>Operation | ALUctr |        |        |
|--------|--------|--------|--------|--------|--------|--------|------------------|--------|--------|--------|
| bit<2> | bit<1> | bit<0> | bit<3> | bit<2> | bit<1> | bit<0> |                  | bit<2> | bit<1> | bit<0> |
| 0      | 0      | 0      | x      | x      | x      | x      | Add              | 0      | 1      | 0      |
| 0      | 0      | 1      | x      | x      | x      | x      | Subtract         | 1      | 1      | 0      |
| 0      | 1      | 0      | x      | x      | x      | x      | Or               | 0      | 0      | 1      |
| 1      | x      | x      | 0      | 0      | 0      | 0      | Add              | 0      | 1      | 0      |
| 1      | x      | x      | 0      | 0      | 1      | 0      | Subtract         | 1      | 1      | 0      |
| 1      | x      | x      | 0      | 1      | 0      | 0      | And              | 0      | 0      | 0      |
| 1      | x      | x      | 0      | 1      | 0      | 1      | Or               | 0      | 0      | 1      |
| 1      | x      | x      | 1      | 0      | 1      | 0      | Set on <         | 1      | 1      | 1      |

## The Logic Equation for ALUctr<2>

| ALUop    |          |          | func     |          |          |          | ALUctr<2> |
|----------|----------|----------|----------|----------|----------|----------|-----------|
| bit<2>   | bit<1>   | bit<0>   | bit<3>   | bit<2>   | bit<1>   | bit<0>   |           |
| 0        | 0        | 1        | x        | x        | x        | x        | 1         |
| 1        | x        | x        | 0        | 0        | 1        | 0        | 1         |
| 1        | x        | x        | 1        | 0        | 1        | 0        | 1         |
| <b>X</b> | <b>Y</b> | <b>Z</b> | <b>A</b> | <b>B</b> | <b>C</b> | <b>D</b> |           |

This makes func<3> a don't care

$$\begin{aligned} \circ \text{ALUctr<2>} &= \text{!ALUop<2>} \& \text{!ALUop<1>} \& \text{ALUop<0>} + \\ &\text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>} \end{aligned}$$

## The Logic Equation for ALUctr<1>

| ALUop  |        |        | func   |        |        |        | ALUctr<1> |
|--------|--------|--------|--------|--------|--------|--------|-----------|
| bit<2> | bit<1> | bit<0> | bit<3> | bit<2> | bit<1> | bit<0> |           |
| 0      | 0      | 0      | x      | x      | x      | x      | 1         |
| 0      | 0      | 1      | x      | x      | x      | x      | 1         |
| 1      | x      | x      | 0      | 0      | 0      | 0      | 1         |
| 1      | x      | x      | 0      | 0      | 1      | 0      | 1         |
| 1      | x      | x      | 1      | 0      | 1      | 0      | 1         |


$$\begin{aligned}
 \circ \text{ ALUctr<1>} &= \text{!ALUop<2> \& !ALUop<1> +} \\
 &\quad \text{ALUop<2> \& !func<2> \& !func<0> \& !(func<3> \& !func<1>)} \\
 &= \text{!ALUop<2> \& !ALUop<1> +} \\
 &\quad \text{ALUop<2> \& !func<2> \& !func<0>} \\
 &\text{(considering the possible function values)}
 \end{aligned}$$

## The Logic Equation for ALUctr<0>

| ALUop  |        |        | func   |        |        |        | ALUctr<0> |
|--------|--------|--------|--------|--------|--------|--------|-----------|
| bit<2> | bit<1> | bit<0> | bit<3> | bit<2> | bit<1> | bit<0> |           |
| 0      | 1      | x      | x      | x      | x      | x      | 1         |
| 1      | x      | x      | 0      | 1      | 0      | 1      | 1         |
| 1      | x      | x      | 1      | 0      | 1      | 0      | 1         |

$$\begin{aligned}
 \circ \text{ ALUctr<0> } &= \text{!ALUop<2> \& ALUop<0>} \\
 &+ \text{ALUop<2> \& !func<3> \& func<2> \& !func<1> \& func<0>} \\
 &+ \text{ALUop<2> \& func<3> \& !func<2> \& func<1> \& !func<0>}
 \end{aligned}$$

# The ALU Control Block



$$\text{ALUctr}\langle 2 \rangle = \text{!ALUop}\langle 2 \rangle \ \& \ \text{ALUop}\langle 0 \rangle \ + \\ \text{ALUop}\langle 2 \rangle \ \& \ \text{!func}\langle 2 \rangle \ \& \ \text{func}\langle 1 \rangle \ \& \ \text{!func}\langle 0 \rangle$$

$$\text{ALUctr}\langle 1 \rangle = \text{!ALUop}\langle 2 \rangle \ \& \ \text{!ALUop}\langle 1 \rangle \ + \\ \text{ALUop}\langle 2 \rangle \ \& \ \text{!func}\langle 2 \rangle \ \& \ \text{!func}\langle 0 \rangle$$

$$\begin{aligned} \text{ALUctr}\langle 0 \rangle = & \text{!ALUop}\langle 2 \rangle \ \& \ \text{ALUop}\langle 0 \rangle \\ & + \text{ALUop}\langle 2 \rangle \ \& \ \text{!func}\langle 3 \rangle \ \& \ \text{func}\langle 2 \rangle \ \& \ \text{!func}\langle 1 \rangle \ \& \ \text{func}\langle 0 \rangle \\ & + \text{ALUop}\langle 2 \rangle \ \& \ \text{func}\langle 3 \rangle \ \& \ \text{!func}\langle 2 \rangle \ \& \ \text{func}\langle 1 \rangle \ \& \ \text{!func}\langle 0 \rangle \end{aligned}$$

## Step 5: Logic for each control signal


- **nPC\_sel**     **<= if (OP == BEQ) then EQUAL else 0**
- **ALUsrc**     **<= if (OP == "Rtype") then "regB" else "immed"**
- **ALUctr**     **<= if (OP == "Rtype") then funct  
                  elseif (OP == ORi) then "OR"  
                  elseif (OP == BEQ) then "sub"  
                  else "add"**
- **ExtOp**       **<=** \_\_\_\_\_
- **MemWr**       **<=** \_\_\_\_\_
- **MemtoReg** **<=** \_\_\_\_\_
- **RegWr:**       **<=** \_\_\_\_\_
- **RegDst:**      **<=** \_\_\_\_\_

## Step 5: Logic for each control signal

- **nPC\_sel**     **<= if (OP == BEQ) then EQUAL else 0**
- **ALUsrc**     **<= if (OP == “Rtype”) then “regB” else “immed”**
- **ALUctr**     **<= if (OP == “Rtype”) then funct  
                  elseif (OP == ORi) then “OR”  
                  elseif (OP == BEQ) then “sub”  
                  else “add”**
- **ExtOp**       **<= if (OP == ORi) then “zero” else “sign”**
- **MemWr**       **<= (OP == Store)**
- **MemtoReg** **<= (OP == Load)**
- **RegWr:**       **<= if ((OP == Store) || (OP == BEQ)) then 0 else 1**
- **RegDst:**      **<= if ((OP == Load) || (OP == ORi)) then 0 else 1**



# The “Truth Table” for the Main Control



| op               | 00 0000  | 00 1101  | 10 0011  | 10 1011  | 00 0100  | 00 0010  |
|------------------|----------|----------|----------|----------|----------|----------|
|                  | R-type   | ori      | lw       | sw       | beq      | jump     |
| RegDst           | 1        | 0        | 0        | x        | x        | x        |
| ALUSrc           | 0        | 1        | 1        | 1        | 0        | x        |
| MemtoReg         | 0        | 0        | 1        | x        | x        | x        |
| <b>RegWrite</b>  | <b>1</b> | <b>1</b> | <b>1</b> | <b>0</b> | <b>0</b> | <b>0</b> |
| MemWrite         | 0        | 0        | 0        | 1        | 0        | 0        |
| Branch           | 0        | 0        | 0        | 0        | 1        | 0        |
| Jump             | 0        | 0        | 0        | 0        | 0        | 1        |
| ExtOp            | x        | 0        | 1        | 1        | x        | x        |
| ALUOp (Symbolic) | “R-type” | Or       | Add      | Add      | Subtract | xxx      |
| ALUOp <2>        | 1        | 0        | 0        | 0        | 0        | x        |
| ALUOp <1>        | 0        | 1        | 0        | 0        | 0        | x        |
| ALUOp <0>        | 0        | 0        | 0        | 0        | 1        | x        |

# The “Truth Table” for RegWrite


| op       | 00 0000 | 00 1101 | 10 0011 | 10 1011 | 00 0100 | 00 0010 |
|----------|---------|---------|---------|---------|---------|---------|
|          | R-type  | ori     | lw      | sw      | beq     | jump    |
| RegWrite | 1       | 1       | 1       | 0       | 0       | 0       |

° RegWrite = R-type + ori + lw


= !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type)

+ !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)


+ op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)




# PLA Implementation of the Main Control



# Putting it All Together: A Single Cycle Processor



# Worst Case Timing (Load)



# Drawback of this Single Cycle Processor

- Long cycle time:
  - Cycle time must be long enough for the load instruction:  
PC's Clock-to-Q +  
Instruction Memory Access Time +  
Register File Access Time +  
ALU Delay (address calculation) +  
Data Memory Access Time +  
Register File Setup Time +  
Clock Skew
- Cycle time is much longer than needed for all other instructions

## Summary

- Single cycle datapath => CPI=1, CCT => long
- 5 steps to design a processor
  - 1. Analyze instruction set => datapath requirements
  - 2. Select set of datapath components & establish clock methodology
  - 3. Assemble datapath meeting the requirements
  - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
  - 5. Assemble the control logic
- Control is the hard part
- MIPS makes control easier
  - Instructions same size
  - Source registers always in same place
  - Immediates same size, location
  - Operations always on registers/immediates

