

**EECS 361**  
**Computer Architecture**  
**Lecture 10: Designing a Multiple Cycle Controller**

# Review of a Multiple Cycle Implementation

- The root of the single cycle processor's problems:
  - The cycle time has to be long enough for the slowest instruction
- Solution:
  - Break the instruction into smaller steps
  - Execute each step (instead of the entire instruction) in one cycle
    - Cycle time: time it takes to execute the longest step
    - Keep all the steps to have similar length
  - This is the essence of the multiple cycle processor
- The advantages of the multiple cycle processor:
  - Cycle time is much shorter
  - Different instructions take different number of cycles to complete
    - Load takes five cycles
    - Branch only takes three cycles
  - Allows a functional unit to be used more than once per instruction


# Review: Instruction Fetch Cycle, In the Beginning

◦ Every cycle begins right **AFTER** the clock tick:

- $\text{mem}[\text{PC}] \quad \text{PC} \langle 31:0 \rangle + 4$




You are here!




## Review: Instruction Fetch Cycle, The End

- Every cycle ends AT the next clock tick (storage element updates):
  - $IR \leftarrow mem[PC]$        $PC_{<31:0>} \leftarrow PC_{<31:0>} + 4$




# Putting it all together: Multiple Cycle Datapath



# Instruction Fetch Cycle: Overall Picture

## Ifetch

ALUOp=Add  
1: PCWr, IRWr  
x: PCWrCond  
RegDst, Mem2R  
Others: 0s




# Register Read / Instruction Decode (Continue)

RegRead/Decode

- °  $\text{busA} \leftarrow \text{Reg}[\text{rs}] ; \text{busB} \leftarrow \text{Reg}[\text{rt}] ;$
- °  $\text{Target} \leftarrow \text{PC} + \text{SignExt}(\text{Imm16}) * 4$

ALUOp=Add  
1: BrWr, ExtOp  
ALUSelB=10  
x: RegDst, PCSrc  
IorD, MemtoReg  
Others: 0s




# R-type Execution

° ALU Output <- busA op busB

RExec

1: RegDst  
ALUSelA  
ALUSelB=01  
ALUOp=Rtype  
x: PCSrc, IorD  
MemtoReg  
ExtOp






# R-type Completion

- °  $R[rd] \leftarrow \text{ALU Output}$

Rfinish

ALUOp=Rtype  
1: RegDst, RegWr  
ALUSelA  
ALUSelB=01  
x: IorD, PCSrc  
ExtOp




# Outline of Today' s Lecture


- **Recap**
- **Review of FSM control**
- **From Finite State Diagrams to Microprogramming**

# Overview


- Control may be designed using one of several initial representations. The choice of sequence control, and how logic is represented, can then be determined independently; the control can then be implemented with one of several methods using a structured logic technique.



# Initial Representation: Finite State Diagram



# Sequencing Control: Explicit Next State Function



- Next state number is encoded just like datapath controls

# Logic Representative: Logic Equations

## ◦ Next state from current state


- State 0 -> State1
- State 1 -> S2, S6, S8, S9
- State 2 -> S3, S5
- State 3 -> \_\_\_\_\_
- State 4 -> State 0
- State 5 -> State 0
- State 6 -> State 7
- State 7 -> State 0
- State 8 -> State 0
- State 9 -> State 10
- State 10 -> State 0

## ◦ Alternatively, prior state & condition

S4, S5, S7, S8, S10 -> State0  
 \_\_\_\_\_ -> State 1  
 \_\_\_\_\_ -> State 2  
 \_\_\_\_\_ -> State 3  
 \_\_\_\_\_ -> State 4  
 State2 & op = sw -> State 5  
 \_\_\_\_\_ -> State 6  
 State 6 -> State 7  
 \_\_\_\_\_ -> State 8  
 State2 & op = ORi -> State 9  
 \_\_\_\_\_ -> State 10


# Implementation Technique: Programmable Logic Arrays

- Each output line the logical OR of logical AND of input lines or their complement: AND minterms specified in top AND plane, OR sums specified in bottom OR plane



# Implementation Technique: Programmable Logic Arrays

- Each output line the logical OR of logical AND of input lines or their complement: AND minterms specified in top AND plane, OR sums specified in bottom OR plane






# Multicycle Control


- **Given numbers of FSM, can turn determine next state as function of inputs, including current state**
- **Turn these into Boolean equations for each bit of the next state lines**
- **Can implement easily using PLA**
- **What if many more states, many more conditions?**
- **What if need to add a state?**

# Next Iteration: Using Sequencer for Next State


- Before Explicit Next State: Now, try variation step from right hand side
- Few sequential states in small FSM: suppose added floating point?
- Still need to go to non-sequential states: e.g., state 1 => 2, 6, 8, 9



# Sequencer-based control unit



# Sequencer-based control unit details



## One ROM per Dispatching state


### *Dispatch ROM 1*

<i>Op</i>	<i>Name</i>	<i>State</i>
000000	Rtype	0110
000100	beq	1000
001011	ori	1001
100011	lw	0010
101011	sw	0010

### *Dispatch ROM 2*

<i>Op</i>	<i>Name</i>	<i>State</i>
100011	lw	0011
101011	sw	0101

# Implementing Control with a ROM




- Instead of a PLA, use a ROM with one word per state (“Control word”)

# Implementing Control with a ROM

- Instead of a PLA, use a ROM with one word per state (“Control word”)

<i>State number</i>	<i>Control Word Bits 18-2</i>	<i>Control Word Bits 1-0</i>
0	100101000000001000	11
1	00000000010011000	01
2	000000000000010100	10
3	001100000000010100	11
4	001100100000010110	00
5	001010000000010100	00
6	000000000001000100	11
7	000000000001000111	00
8	010000000100100100	00
9	100000010000000000	11
10	...	00
11	...	00

# Next Iteration: Using Microprogram for Representation



- ROM can be thought of as a sequence of control words
- Control word can be thought of as instruction: "microinstruction"
- Rather than program in binary, use assembly language

# Microprogramming

- Control is the hard part of processor design
  - Datapath is fairly regular and well-organized
  - Memory is highly regular
  - Control is irregular and global
  - 100s of states, even with a simple instruction set

## Microprogramming:

- A Particular Strategy for Implementing the Control Unit of a processor by "programming" at the level of register transfer operations

## Microarchitecture:

- Logical structure and functional capabilities of the hardware as seen by the microprogrammer



# Microprogram Control Design

Each microinstruction specifies the set of control signals in a given state.

Executing a microinstruction:  
assert the specified control signals

Each microinstruction has address,  
represents 1 clock cycle

Sequencing:



Unconditional: go to single next state

Conditional: next state depends on input


Microinstruction format:

Series of fields: each field specifies set of control signals

Some fields control the micro-PC



# Macroinstruction Interpretation



# Microprogramming Pros and Cons

- **Ease of design**
- **Flexibility**
  - Easy to adapt to changes in organization, timing, technology
  - Can make changes late in design cycle, or even in the field
- **Can implement very powerful instruction sets (just more control memory)**
- **Generality**
  - Can implement multiple instruction sets on same machine.
  - Can tailor instruction set to application.
- **Compatibility**
  - Many organizations, same instruction set
- **Costly to implement**
- **Slow**

# Summary: Multicycle Control

- Microprogramming and hardwired control have many similarities, perhaps biggest difference is initial representation and ease of change of implementation, with ROM generally being easier than PLA

