361 Computer Architecture Lecture 8: Designing Single Cycle Control

Outline of Today's Lecture

- ° Recap and Introduction
- ° Complete the datapath: Branch/Jump instructions
- ° Control for Register-Register & Or Immediate instructions
- Control signals for Load, Store, Branch, & Jump
- Building a local controller: ALU Control
- o The main controller
- ° Summary

Recap: The MIPS Subset

° ADD and subtract

- add rd, rs, rt
- sub rd, rs, rt

| 31 | 26 | 21 | 16 | 11 | 6 | 0 |
|----|--------|--------|--------|--------|--------|--------|
| | op | rs | rt | rd | shamt | funct |
| | 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

° OR Imm:

• ori rt, rs, imm16

| 31 | 26 | 21 | 16 | C |
|----|--------|--------|--------|-----------|
| | op | rs | rt | immediate |
| | 6 bits | 5 bits | 5 bits | 16 bits |

° LOAD and STORE

- lw rt, rs, imm16
- sw rt, rs, imm16

° BRANCH:


• beq rs, rt, imm16


° JUMP:

• j target




Recap: Arithmetic, Logical, Ld/St Operations






Recap: The Instruction Fetch Unit (so far)

- o The common RTL operations
 - Fetch the Instruction: mem[PC]
 - Update the program counter:
 - Sequential Code: PC <- PC + 4
 - Branch and Jump: PC <- "something else"



3f: The Branch Instruction



- ° beq rs, rt, imm16
 - mem[PC]

Fetch the instruction from memory

Equal <- R[rs] == R[rt]

Calculate the branch condition

• if (COND eq 0)


Calculate the next instruction's address

- PC <- PC + 4 + (SignExt(imm16) x 4)
- else
 - PC <- PC + 4


Datapath for Branch Operations

° beq rs, rt, imm16

Datapath generates condition (equal)




Putting it All Together: A Single Cycle Datapath



An Abstract View of the Critical Path

- ° Register file and ideal memory:
 - The CLK input is a factor ONLY during write operation
 - During read operation, behave as combinational logic:
 - Address valid => Output valid after "access time."




Binary Arithmetic for the Next Address

- ° In theory, the PC is a 32-bit byte address into the instruction memory:
 - Sequential operation: PC<31:0> = PC<31:0> + 4
 - Branch operation: PC<31:0> = PC<31:0> + 4 + SignExt[Imm16] * 4
- ° The magic number "4" always comes up because:
 - The 32-bit PC is a byte address
 - And all our instructions are 4 bytes (32 bits) long
- ° In other words:
 - The 2 LSBs of the 32-bit PC are always zeros
 - There is no reason to have hardware to keep the 2 LSBs
- ° In practice, we can simply the hardware by using a 30-bit PC<31:2>:
 - Sequential operation: PC<31:2> = PC<31:2> + 1
 - Branch operation: PC<31:2> = PC<31:2> + 1 + SignExt[Imm16]
 - In either case: Instruction Memory Address = PC<31:2> concat "00"


Next Address Logic: Expensive and Fast Solution

- ° Using a 30-bit PC:
 - Sequential operation: PC<31:2> = PC<31:2> + 1
 - Branch operation: PC<31:2> = PC<31:2> + 1 + SignExt[Imm16]
 - In either case: Instruction Memory Address = PC<31:2> concat "00"



Next Address Logic: Cheap and Slow Solution

- ° Why is this slow?
 - Cannot start the address add until Zero (output of ALU) is valid
- ° Does it matter that this is slow in the overall scheme of things?
 - Probably not.



RTL: The Jump Instruction



- ° j target
 - mem[PC]


Fetch the instruction from memory

• PC<31:2> <- PC<31:28> concat target<25:0> Calculate the next instruction's addr

Instruction Fetch Unit


° j target

• PC<31:2> <- PC<31:28> concat target<25:0>




Putting it All Together: A Single Cycle Datapath

We have everything except <u>control signals</u>





An Abstract View of the Implementation



Logical vs. Physical Structure


A Real MIPS Datapath






More Recent Processors

Pipelining is important (last IA-32 without it was 80386 in 1985)





Pipelining is used for the simple instructions favored by compilers

"Simply put, a high performance implementation needs to ensure that the simple instructions execute quickly, and that the burden of the complexities of the instruction set penalize the complex, less frequently used, instructions"

Summary so far

° 5 steps to design a processor


- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic

° MIPS makes it easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location
- Operations always on registers/immediates
- ° Single cycle datapath => CPI=1, CCT => long
- ° Next: implementing control (Steps 4 and 5)


The Big Picture: Where are We Now?

° The Five Classic Components of a Computer



Next Topic: Designing the Control for the Single Cycle Datapath

RTL: The ADD Instruction



- ° add rd, rs, rt
 - mem[PC]

Fetch the instruction from memory


• R[rd] <- R[rs] + R[rt]

The actual operation

PC <- PC + 4 address Calculate the next instruction's

Instruction Fetch Unit at the Beginning of Add / Subtract


- ° Fetch the instruction from Instruction memory: Instruction <- mem[PC]</p>
 - This is the same for all instructions



The Single Cycle Datapath during Add and Subtract


| op | | rs | rt | rd | shamt | funct |
|----|----|----|----|----|-------|-------|
| 31 | 26 | 21 | 16 | 11 | 6 | 0 |

° R[rd] <- R[rs] + / - R[rt]



Instruction Fetch Unit at the End of Add and Subtract


- ° PC <- PC + 4
 - This is the same for all instructions except: Branch and Jump



The Single Cycle Datapath during Or Immediate

| | ор | rs | rt | immediate |
|----|----|----|----|-----------|
| 31 | 26 | 21 | 16 | C |


° R[rt] <- R[rs] or ZeroExt[lmm16]




The Single Cycle Datapath during Or Immediate

| | op | rs | rt | immediate |
|----|----|----|----|-----------|
| 31 | 26 | 21 | 16 | 0 |


° R[rt] <- R[rs] or ZeroExt[lmm16]




The Single Cycle Datapath during Load




° R[rt] <- Data Memory {R[rs] + SignExt[imm16]}</p>



The Single Cycle Datapath during Load




° R[rt] <- Data Memory {R[rs] + SignExt[imm16]}</p>



The Single Cycle Datapath during Store

| | ор | rs | rt | immediate |
|----|----|----|----|-----------|
| 31 | 26 | 21 | 16 | |


° Data Memory {R[rs] + SignExt[imm16]} <- R[rt]</p>




The Single Cycle Datapath during Store

| | op | rs | rt | immediate | |
|----|----|----|----|-----------|---|
| 31 | 26 | 21 | 16 | | 0 |


° Data Memory {R[rs] + SignExt[imm16]} <- R[rt]



The Single Cycle Datapath during Branch




° if (R[rs] - R[rt] == 0) then Zero <- 1; else Zero <- 0



Instruction Fetch Unit at the End of Branch

| | op | rs | rt | immediate | |
|----|----|----|----|-----------|---|
| 31 | 26 | 21 | 16 | | 0 |


° if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else PC = PC + 4




Instruction Fetch Unit at the End of Branch

| | <u> </u> | 21 | 10 mt | immodiato | Ť |
|-----|----------|----|----------|-----------|---|
| 1 0 | b I | rs | rt l | immediate | |


if (Zero == 1) then PC = PC + 4 + SignExt[imm16]*4; else PC = PC + 4




The Single Cycle Datapath during Jump




Nothing to do! Make sure control signals are set correctly!




Instruction Fetch Unit at the End of Jump



° PC <- PC<31:29> concat target<25:0> concat "00"



Step 4: Given Datapath: RTL -> Control



A Summary of Control Signals

```
inst
           Register Transfer
ADD
          R[rd] \leftarrow R[rs] + R[rt];
                                                            PC \leftarrow PC + 4
          ALUsrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC sel = "+4"
                                                            PC \leftarrow PC + 4
SUB
          R[rd] \leftarrow R[rs] - R[rt]:
          ALUsrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC sel = "+4"
ORi
          R[rt] \leftarrow R[rs] + zero ext(Imm16);
                                                            PC \leftarrow PC + 4
           ALUsrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"
LOAD
          R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)];
                                                            PC \leftarrow PC + 4
           ALUsrc = Im, Extop = "Sn", ALUctr = "add",
           MemtoReg, RegDst = rt, RegWr,
                                                            nPC sel = "+4"
          MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs]; PC \leftarrow PC + 4
STORE
           ALUsrc = Im, Extop = "Sn", ALUctr = "add", MemWr, nPC sel = "+4"
          if ( R[rs] == R[rt] ) then PC \leftarrow PC + sign_ext(Imm16) || 00 else PC \leftarrow PC + 4
BEO
          nPC sel = "Br", ALUctr = "sub"
```


A Summary of the Control Signals

| See | | 10 0000 | 10 0010 | | We D | on' t Cai | re :-) | |
|----------|--|---------|----------|---------|---------|-----------|----------|---------|
| Appendix | $Appendix A \longrightarrow \mathbf{op}$ | | 00 0000 | 00 1101 | 10 0011 | 10 1011 | 00 0100 | 00 0010 |
| | | add | sub | ori | lw | SW | beq | jump |
| | RegDst | 1 | 1 | 0 | 0 | X | X | X |
| | ALUSrc | 0 | 0 | 1 | 1 | 1 | 0 | X |
| | MemtoReg | 0 | 0 | 0 | 1 | X | X | X |
| | RegWrite | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| | MemWrite | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| | Branch | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| | Jump | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| | ExtOp | X | X | 0 | 1 | 1 | X | X |
| | ALUctr<2:0> | Add | Subtract | Or | Add | Add | Subtract | XXX |


| | 31 | 26 | 21 | 16 | 11 | 6 | 0 |
|--------|----|----|----|------------|--------|---------|------------------|
| R-type | op | rs | rt | rd | sham | t funct | add, sub |
| I-type | ор | rs | rt | ; | immedi | ate | ori, lw, sw, beq |
| J-type | ор | | | target add | lress |] jump | |

The Concept of Local Decoding

| op | 00 0000 | 00 1101 | 10 0011 | 10 1011 | 00 0100 | 00 0010 |
|-------------------|----------|---------|---------|---------|----------|---------|
| | R-type | ori | lw | SW | beq | jump |
| RegDst | 1 | 0 | 0 | X | X | X |
| ALUSrc | 0 | 1 | 1 | 1 | 0 | X |
| MemtoReg | 0 | 0 | 1 | X | X | X |
| RegWrite | 1 | 1 | 1 | 0 | 0 | 0 |
| MemWrite | 0 | 0 | 0 | 1 | 0 | 0 |
| Branch | 0 | 0 | 0 | 0 | 1 | 0 |
| Jump | 0 | 0 | 0 | 0 | 0 | 1 |
| ExtOp | X | 0 | 1 | 1 | X | X |
| ALUop <n:0></n:0> | "R-type" | Or | Add | Add | Subtract | XXX |




The Encoding of ALUop



- ° In this exercise, ALUop has to be 2 bits wide to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, and (4) Subtract
- * To implement the full MIPS ISA, ALUop has to be 3 bits to represent:
 - (1) "R-type" instructions
 - "I-type" instructions that require the ALU to perform:
 - (2) Or, (3) Add, (4) Subtract, and (5) And (Example: andi)

| | R-type | ori | lw | SW | beq | jump |
|------------------|----------|------|------|------|----------|------|
| ALUop (Symbolic) | "R-type" | Or | Add | Add | Subtract | XXX |
| ALUop<2:0> | 1 00 | 0 10 | 0 00 | 0 00 | 0 01 | XXX |

The Decoding of the "func" Field



| | R-type | ori | lw | SW | beq | jump |
|------------------|----------|------|------|------|----------|------|
| ALUop (Symbolic) | "R-type" | Or | Add | Add | Subtract | XXX |
| ALUop<2:0> | 1 00 | 0 10 | 0 00 | 0 00 | 0 01 | XXX |

| | 31 | 26 | 21 | 16 | 11 | 6 | 0 |
|--------|----|----|----|----|----|-------|-------|
| R-type | | op | rs | rt | rd | shamt | funct |

| funct<5:0> | Instruction Operation |
|------------|------------------------------|
| 10 0000 | add |
| 10 0010 | subtract |
| 10 0100 | and |
| 10 0101 | or |
| 10 1010 | set-on-less-than |



| ALUctr<2:0> | ALU Operation |
|-------------|------------------|
| 010 | Add |
| 110 | Subtract |
| 000 | And |
| 001 | Or |
| 111 | Set-on-less-than |

The Truth Table for ALUctr

| ALUop | R-type | ori | lw | SW | beq |
|------------|----------|------|------|------|----------|
| (Symbolic) | "R-type" | Or | Add | Add | Subtract |
| ALUop<2:0> | /100 | 0 10 | 9 00 | 0.00 | 0 01 |

| funct<3:0> | Instruction Op. |
|------------|------------------|
| , 0000 | add |
| / 0010 | subtract |
| / 0100 | and |
| 0101 | or |
| 1010 | set-on-less-than |

| | ALVop |) | | fur | ıc | | ALU | | ALUctr | |
|--------|--------|---------|--------|--------|--------|--------|------------|--------|--------|--------|
| bit<2> | bit<1> | bit<0>_ | bit<3> | bit<2> | bit<1> | bit<0> | /Operation | bit<2> | bit<1> | bit<0> |
| 0 | / 0 | 0 ~ | X | X | X | X | Add | 0 | 1 | 0 |
| 0 | / 0 | 1 | X | X | X | x / | Subtract | 1 | 1 | 0 |
| 0 / | 1 | 0 | X | X | X | x / | Or | 0 | 0 | 1 |
| 1 | X | X | 0 | 0 | 0 | 0 1 | Add | 0 | 1 | 0 |
| 1 | X | X | 0 | 0 | 1 | 0 | Subtract | 1 | 1 | 0 |
| 1 | X | X | 0 | 1 | 0 | 0 | And | 0 | 0 | 0 |
| 1 | X | X | 0 | 1 | 0 | 1 | Or | 0 | 0 | 1 |
| 1 | X | X | 1 | 0 | 1 | 0 | Set on < | 1 | 1 | 1 |

The Logic Equation for ALUctr<2>

| | ALUop | | | fui | | | |
|--------|--------|--------|--------|------------|---------|----------|-----------------|
| bit<2> | bit<1> | bit<0> | bit<3> | bit<2> | bit<1> | bit<0> | ALUctr<2> |
| 0 | 0 | 1 | X | X | X | X | 1 |
| 1 | X | X | 0 | 0 | 1 | 0 | 1 |
| 1 | X | X | 1) | 0 | 1 | 0 | 1 |
| X | Y | Z | A | В | C | D | |
| | | | | \rangle Th | is make | s func<3 | > a don' t care |

° ALUctr<2> = !ALUop<2> & !ALUop<1> & ALUop<0> + ALUop<2> & !func<2> & func<1> & !func<0>

The Logic Equation for ALUctr<1>


| ALUop | | | func | | | | |
|--------|--------|-------------------------------|--------------|--------|------------|--------|-----------|
| bit<2> | bit<1> | bit<0> | bit<3> | bit<2> | bit<1> | bit<0> | ALUctr<1> |
| 0 | 0 | \bigcirc 0 | X | X | X | X | 1 |
| 0 | 0 | $\left\langle 1\right\rangle$ | X | X | X | X | 1 |
| 1 | X | X | \bigcirc 0 | 0 | $\sqrt{0}$ | 0 | 1 |
| 1 | X | X | 0 | 0 | 1 | 0 | 1 |
| 1 | X | X | 1 | 0 | 1 | 0 | 1 |

The Logic Equation for ALUctr<0>

| ALUop | | | | | | | |
|--------|--------|--------|--------|--------|--------|--------|-----------|
| bit<2> | bit<1> | bit<0> | bit<3> | bit<2> | bit<1> | bit<0> | ALUctr<0> |
| 0 | 1 | X | X | X | X | X | 1 |
| 1 | X | X | 0 | 1 | 0 | 1 | 1 |
| 1 | X | X | 1 | 0 | 1 | 0 | 1 |

- ° ALUctr<0> = !ALUop<2> & ALUop<0>
 - + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>
 - + ALUop<2> & func<3> & !func<2> & func<1> & !func<0>

The ALU Control Block



ALUctr<0> = !ALUop<2> & ALUop<0>

- + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>
- + ALUop<2> & func<3> & !func<2> & func<1> & !func<0>


Step 5: Logic for each control signal

```
o nPC_sel <= if (OP == BEQ) then EQUAL else 0</pre>
° ALUsrc <= if (OP == "Rtype") then "regB" else "immed"</p>
            <= if (OP == "Rtype") then funct
elseif (OP == ORi) then "OR"</pre>
° ALUctr
               elseif (OP == BEQ) then "sub"
               else "add"
° ExtOp <= _____
 MemWr
            <= _____
° MemtoReg <= ____
° RegWr:
° RegDst: <= ____
```

Step 5: Logic for each control signal

```
o nPC_sel <= if (OP == BEQ) then EQUAL else 0</pre>
° ALUsrc <= if (OP == "Rtype") then "regB" else "immed"</p>
             <= if (OP == "Rtype") then _funct
° ALUctr
                elseif (OP == ORi) then "OR"
                elseif (OP == BEQ) then "sub"
                else "add"
° ExtOp <= if (OP == ORi) then "zero" else "sign"</pre>
 MemWr <= (OP == Store)
° MemtoReg <= (OP == Load)</p>
° RegWr: <= if ((OP == Store) || (OP == BEQ)) then 0 else 1
° RegDst: <= if ((OP == Load) || (OP == ORi)) then 0 else 1
```


The "Truth Table" for the Main Control




The "Truth Table" for RegWrite

| op | 00 0000 | 00 1101 | 10 0011 | 10 1011 | 00 0100 | 00 0010 |
|----------|---------|---------|---------|---------|---------|---------|
| | R-type | ori | lw | SW | beq | jump |
| RegWrite | 1 | 1 | 1 | 0 | 0 | 0 |


- ° RegWrite = R-type + ori + lw
 - = !op<5> & !op<4> & !op<3> & !op<2> & !op<1> & !op<0> (R-type)
 - + !op<5> & !op<4> & op<3> & op<2> & !op<1> & op<0> (ori)
 - + op<5> & !op<4> & !op<3> & !op<2> & op<1> & op<0> (lw)




PLA Implementation of the Main Control



Putting it All Together: A Single Cycle Processor



Worst Case Timing (Load)



Drawback of this Single Cycle Processor

- ° Long cycle time:
 - Cycle time must be long enough for the load instruction:

```
PC's Clock -to-Q +
Instruction Memory Access Time +
Register File Access Time +
ALU Delay (address calculation) +
Data Memory Access Time +
Register File Setup Time +
Clock Skew
```

° Cycle time is much longer than needed for all other instructions

Summary

° Single cycle datapath => CPI=1, CCT => long

° 5 steps to design a processor

- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
- ° Control is the hard part
- ° MIPS makes control easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates

