


Native binary storage density and bit footprint


Same repeated cell / tile, projected area and independent-bit count in both panels

3D NAND, SLC, 500-layer projection: fixed lateral cell grid; 500 effective data layers

(a) Absolute storage density



(b) Normalized bit footprint



Reported geometry (incl. vendor) Model / engineering geometry Published geometry proxy 500-layer projection

Binary / SLC storage; a forced-complement pair counts as one independent bit. No multilevel capacity gain is applied.

* Nominal-node normalization is identified separately from physical half-pitch; normalized bars do not share one universal F definition.

NOR uses GF 28SLPe / SST ESF3; PCM uses a 28 nm 1T1R geometry reference. Neither replaces the existing throughput configuration.

Projection excludes macro staircase / edge overhead. It is a density scenario, not a verified 500-layer SLC device or the existing throughput hardware.

Cell / tile density excludes macro ADCs, reduction, pumps, I/O and global control; it is not effective INT8 weight density or complete-chip density.