

Main timing source

Affected function board

Shared fleet

Remote host

100 MHz CLOCK during acquisition

clock path becomes invalid

independent local monitor
records clock loss

pulls OK low

hardware permission removed;
boards enter safe error state

healthy processing continues
local watchdog refresh

read retained evidence

repair or restore clock path

explicit clear and requalification

return to IDLE; later re-arm