Table of Contents

Page	Title	Page Title		Page	Title	
01		31 Sensor-uC		61	+1VSB	
02	CHANGE HISTORY	32	On Board-Sensors	62	+1.8VSB & Load SW	
03	BLOCK DIAGRAM	33	Debug Conn	63	CHARGER	
0 4	CLOCK DISTRIBUTION	34	Empty	64	+5V Load SW	
0.5	SIGNAL & RESET MAP	35	SM BUS	65	+3P3V Load SW	
06	POWER FLOW	36	EC-ITE 8528VG-1	66	VCPU Controller	
07	POWER DISTRIBUTION	37	EC-ITE 8528VG-2/SPI ROM	67	VCORE VCCSA	
0.8	POWER SEQUENCE	38	TPM	68	VCVGT	
09	I2C MAP	39	Temp Sensor/System Fan	69	EMPTY (was GTX Reg)	
10	CPU(1)_MISC,JTAG,DDI.EDP	40	REALTEK ALC298 CODEC	70	SL1 PWR/ BATT CONN.	
11	CPU(2)_LPDDR3	41	Audio Jack/Vol Button/Spkr	71	SL1 SIGNALS	
12	CPU(3)_SKL POWER1	42	Microphones	72	+3P3V_HPD/LCD backlight/TB	
13	CPU(4)_SKL_POWER2	43	M.2 SSD CONNECTOR	73	BLADE PWR	
14	CPU(5)_GND	44	Empty	74	BLADE	
15	CPU(6)_CFG_RESERVED	45	USB3.0	75	Power Protect	
16	LPDDR3(1)_MEMORY DOWN	46	DP Dongle Control NTTDS://	VIN76fi	Test Points	
17	LPDDR3(2)_MEMORY DOWN	47	mDP			
18	XDP	48	SDXC			
19	LPDDR3(3)_CA/DQ Voltage	49	Camera IR			
20	PCH(1)_SD, HDA, RTC, CLK	50	Wi-Fi_BT			
21	PCH(2)_CLK,SMB,LPC, SPI	51	Components for ME/EMI			
22	PCH(3)_SYS PWR CONTR	52	Camera Power			
23	PCH(4)_CCI, HWID	53	Camera Rear			
24	PCH(5)_PCIE,USB	54	Camera Front			
25	PCH(6)_CPU,GPIO,MISC	55	3P3VA & BKL PWR			
26	PCH(7)_POWER	56	+VCCIO & 0P85VSB			
27	PCH(8)_empty	57	eDP connector			
28	Power Monitor	58	+VCCEDRAM & +VCCEOPIO			
29	Empty	59	+5VSB & +3P3VSB			
30	Touch Con & Key	60	+1P2V_DUAL&+VTT			

CAD Note:
Default component footprint is SMD 0201, X5R, 1% resistors.

Property: BUILD-OPT DNP = Do Not Place


S or DB = Replace after Debug


Schematics Change History


Rev.	Date	Comments
0p9	28 Oct 2014	1. Starting with G_EVI_1021-1630.DSN 2. Added SL schematic from page 72\\T\MB\DV_RELEASED\Schematic\CASTLE2_DV_2014_1021_1100.DSN 3. Added External USB3 schematic from\\T\MB\DV_RELEASED\Schematic\CASTLE2_DV_2014_1021_1100.DSN 4. Added external DP\T\MB\DV_RELEASED\Schematic\CASTLE2_DV_2014_1021_1100.DSN 5. Added IR_CAMERA from Front Cameraput in page 49 6. Removed page 73 PCIG GPU 7. Added Blade from T 8. Removed P72 T2B Pwr Transistors
0p10	3 Nov 2014	1. Changing to NVDC 2. Replaced GTX with GT, kept bypass caps 3. Replaced Charger with BQ24770
0p11	3 Nov 2014	1. Replace SKL-U with SKL-Y
0p12	11 Nov 2014	1. Model DDR connection from Intel SDS
0p13	18 Nov 2014	1. Added FUB information to all components 2. Changed Decretes sizing caps
0p14	20 Nov 2014	1. Added +5VA_SHA 2. Added T Cost Down/XCN's 3. Added SL +5V load Switch & Caps 4. Added Blade +5V load Switch & Caps
0p15	26 Nov 2014	1. Removed Boost 2. Re-adjusted usb ports on CPU 3. Removed Audio DSP
0p16	03 Dec 2014	1. changed +1VSB regulator 2. changed IR Camera/added diode 3. added power numbers from 0.91 PDG, Oct14 4. changed BLADE connector 5. cpu decoupling caps changed 6. changed +5V/+3V inductors (place holder)
0p17	05 Dec 2014	1. swapped M_A_CAA with MA_CAB on U1601/U1602 2. added two SAR chips, P32 3. remove tp's from csi lines on (p23) 4. change from 10 ceramic to 3 tantalum-poly on usb3 typeA (p45) 5. remove the RSENSE from output of +VCCIO(p56)/+Op85VSB(p56)/+VCCEDRAM (p58)/+VSB(p61)/+IP8VSB(p62) 6. change RSENSE input to 0402 from 0603 for +VCCIO(p56)/+Op85VSB(p56)/+VCCEDRAM (p58)/+VSB(p61)/+IP8VSB(p62) input regulator 7. change inductor for +VCCIO(p56)/+Op85VSB(p56)/+VCCEDRAM (p58)/+VSB(p61)/+IP8VSB(p62) input regulator 8. change RSENSE input to 0402 from 0603 for +SyTx,+Sy_SDXC,+Sy_ADUIO,+Sy, +Sy_FAN(p64) 9. change RSENSE input to 0402 from 0603 for +SyTx,PANEL,+393V,+393V_SENSOR,+IP8V_DMIC (p65) 10. Replacing the SL connector with X908351-001 11. Replace PL5901 and PL5902 with CMLE04T-P2RMS-01 12. Replace 0402 luf 6.3V with 0201 luf 6.3V X5R 13. Replace L7201 with TOX6 04910CY-1030 14. Added VSYS -> BLADE FANG supply (p73)
0p18	09 Dec 2014	1. Reduced sizes of parts for Cameras (Resistors/Caps/Regulators)
0p19	12 Dec 2014	1. All 47uF caps become 0805/1mmZ 2. All 10uF caps become 04024V/6.3V
0p20	15 Dec 2014	1. changed SAM flash to reduce size to 2x3 from 5x4 2. Shui Changes 3. more Shui Changes
0p21	16 Dec 2014	1. changed SAM flash to reduce size to 2x3 from 5x5 2. changes from EV_schematic_issue_check_1216_JDM1.xlsx 3. changed name of +6.12 to +V_ALWAYS_ON 4. Removed 2 Mikes & Front Mike & added FPC conn 5. Added 2nd BLADE connector
0p22	17 Dec 2014	1. Replaced SD connector with AY531465T 2. changes from EV_schematic_issue_check_viola_1217_JDM1.xlsx
0p23 - current		1. See apexUfixes_revXpXX.xlsx


Property: BUILD-OPT


DNP = Not Installed Part.





























































		5		l pou	1		4				3				2	1			
				PCH Processor				EC Board					DRA	Δ Μ	RAM				
	Rev 4	EC Proc		ID		TPM		Rev		PCH Boa	rd ID[3:0]		Manufa		Speed	RAM S	Size & Cali	bration	
	Signal	EC_ID1	ED_ID0	PCB_ID5	PCB_ID4				PCB_ID3			PCB_ID0					1	1	
					_							_		_	_	_		R1602	T
						R3813												R1604	
		1 = R3642	1 = R3640	1 = R2323	1 = R2303	R3815			1 = R2307	1 = R2305	1 = R2306	1 = R2304	1 = R2315	1 = R2318	1 = R2321	1 = R2319	1 = R2320	R1702	
		0 = R3643	0 = R3641	0 = R2324	0 = R2301	R3816	R3814		0 = R2310	0 = R2309	0 = R2308	0 = R2302	0 = R2316	0 = R2317	0 = R2314	0 = R2313	0 = R2312	R1704	
															1600			4GB =	
		U 22 = 0	U 22 = 0			Infineon							Hynix = 0	Hvnix = 0	LPDDR3 =	4GB = 0	4 GB = 0	DNP	
		U23E=1	U 23E=0	U = 0	= 0	= DNP	= P O P						Samsung	•	0		8 GB = 1	8GB =	
		Y = 0	Y = 1	Y = 1		NationZ =							= 0	= 1	1866	16GB = 1	16 GB = 0	POP	
		S = 1	S = 1		= 1	POP	= D N P								LPDDR3 = 1			16GB =	=
	EV 0.9							80.6 Ω	0	0	0	0			1			POP	
Ī	EV 1.0							169 Ω	0	0	0	1							
	EV 1.5							698 Ω	0	0	1	0							
-	EV 1.9							909 Ω	0	0	1	1							
ŀ	EV 2.0							1180 Ω	0	1	0	0							
_	V 2.1							1500 Ω	0	1	0	1							
L	EV 2.9							2000 Ω	0	1	1	0							
		3L230 B] CSI2_R0_DN CSI2_R0_DP		bga1515_	(E_ULX_EDS/BG/ skl_20x16p5mm	A SKYLAKE_ULX		CSI2_CLKN(H31 F31		—≫ CSI2_R0_	CLK_DN [53]							
	[53]	B] CSI2_R1_DN	>>	F29 CSI2_E F33 CSI2_E H33 CSI2_E CSI2_E G30 CSI2_E	DP0 DN1			CSI2_CLKP(Ď31			CLK_DP [53] CLK_DN [54] CLK_DP [54]					+1P8V	SB +1P8VSI	3
	[53]	B] CSI2_R1_DP B] CSI2_R2_DN	>>	G30 CSI2_E	DP1 DN2			CSI2_CLKP1 CSI2_CLKN2 CSI2_CLKP2	C34	ttpo./		CLK_DP [54] (2_IRCAM_DN [(2_IRCAM_DP [[49]				Ŷ	٩	
	[53]	B] CSI2_R2_DP B] CSI2_R3_DN	>>	J32 CSI2_E	DP2 DN3	CSI-2		CSI2_CLKP2 CSI2_CLKN3	D39	ttps:/	—>>> CSI2_CLF	K2_IRCAM_DP [49]	MTP2301 SE	P TP SMDp58mr	m	3L1601 10K 12mil	20 2 <u>1</u>	Š
	[53]	B] CSI2_R3_DP	>>	USIZ_L	JF3			CSI2_CLKP3 CSI2_COMF	B39 A11 CSI2_ N4	COMP R	2322 100 RES 0201 12m	<u> </u>)			F 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	BL16	1
	[54]	I] CSI2_F4_DN I] CSI2_F4_DP	\$ >	D29 B29 C32 CSI2_E	7P4		GPI	P_D4/FLASHTRIG	114		NL3_0201_1211	III I	 >	>> RTD3_CAM	_PWREN [25,5	2]	CPU,TBL	CPU,TBL1601 R2315 10K RES_0201_12mil	
	[54] [54]	CSI2_F5_DN CSI2_F5_DP	>	C32 CSI2_I CSI2_I CSI2_I CSI2_I CSI2_I CSI2_I CSI2_I CSI2_I	DN5 DP5	eMN	MC GPP F	13/EMMC DATA(AN12							N	MEM_ID0	RES	
				A30 CSI2_E	DN6 DP6		GPP_F GPP_F	13/EMMC_DATA(14/EMMC_DATA(15/EMMC_DATA(AN10							N	MEM_ID2 MEM_ID3		
				D33	DN7 DP7		GPP_F GPP_F	16/EMMC_DATA3 17/EMMC_DATA4 18/EMMC_DATA5	AM9	DOD ID4							MEM_ID3		
	[49] CS	SI2 IRCAMS DN	>>	D35 CSI2 F	NIS		GPP_F	18/EMMC_DATAS	AL12 AJ12	PCB_ID4 PCB_ID0									
	[49] CS	SI2_IRCAM8_DN SI2_IRCAM8_DP	>>	D35 CSI2_E C36 CSI2_E A36 CSI2_E B37 CSI2_E C38 CSI2_E A38 CSI2_E A38 CSI2_E	DP8		GPP_F	18/EMMC_DATAS 19/EMMC_DATAS 20/EMMC_DATAS	AN8	PCB_ID1				•	2.9 WAS3b		CPU,TBL1601	CPU,TBL1601 S-1 R2316 FES_0201_12mil	1
				A36 CSI2_L D37 CSI2_L	DP9		GPP	F21/FMMC_BCLK	ALIU	PCB_ID2 PCB_ID3		5	4	3 2	1	0	Jar, Ž	JE, 200	
				B37 CSI2_L	OP10		GPP ₋	_F22/EMMC_CLK _F12/EMMC_CMD		PCB_ID5	\neg $ $ $ $ $ $ $ $	_	Ļ.	i		Ш	CPU S_02	CPU 2316 S_02	
				A38 CSI2_L CSI2_E	DN11 DP11			EMMC_RCOMF	BC1 EMMC	C_RCOMP_R		0	+#28VSB +128	BVSB +1P8VSE Q	0	+#8VSB			
				REV = 0.	81	9 OF 20			_	R2311		_ 2 _ 3	NO-8	RES_0201_12mil	CPU,TBL2301 R2306 10K RES_0201_12mil	- 0 	GND	GND	
				1121 - 0.	.01				>	200 1% RES_0201_12m	.	L380	CPU, TBL2301	12m 12m	12m	0201 12mil			
										NL3_0201_12111	"	J,TBI		201 ;PU,	?PU,7				
									GNE	-		CPU 2323 ES_0	DNP, CPU, IBLZ301 RES_0201_12mil DNP, CPU, TBL2301 RZ307 NO-S	S05 0- 1805 1805	0 308 0 SES 0	RES_0201_12m			
									GNL)					R 25	R 253			
																_			
												<u>+</u> D		<u> </u>	H.				
												L230 D-ST iii	- X = - X	TS-CI	10-ST	- ¥ = ·			
												U, TBL	1230	12 N N N N N N N N N N N N N N N N N N N	230 12m 230				
												<u> </u>	o (-'		H (- H	o ⟨' □			
												o, 4\@	1,1 SZ T,C	8 <u>F</u> 8	T, %	- NO			
												DNP,C 12324 ES_02(CPU,1 22301 ES_020 CPU,T	ES_020 ,CPU,T 12309 ES_020	;CPU,T 22308 ES_020	32302 ES_020			
												DNP,C	CPU,T	5 1 RES_020	DNP,CPU,T	S-1 R2302			
		5					4				3	DNP,CPU Zil R2324 Zil RES_0201	CPU, IBL2301 RE301 10K 1	DNP, CPU, T	DNP,CPU,TBL2301 SQ-1 R2308 NO CQ-1 RES_0201_12mil				










































Trusted Platform Module +3P3V +3P3V_TPM DB,TPM R3817 0.010 res_0603_30mil +3P3V_TPM -O PMTP3801 SP-tp-c0p381 -O PMTP3802 SP-tp-c0p381 +3P3V_TPM TBL2301,TPM R3815 +3P3V_TPM 100K RES_0201_12mil X813010-001 +3P3V_TPM TBL2301,TPM U3801 SLB9665TT2.0FW5.40 tssop28_9p7x4p4x1p1_p65mm TPM C3806 C3805 C TBL2301,TPM R3813 cap_0201_14mil TPM_NC6 1 NC7 NC1 NC2 GND3 VDD1 GPIO FP R NC8 LRESET1# VDD2 GND1 NC3 NC4 NC5 V012460-00 1 NC7 — GND 4.99K RES_0201_12mil PCH_SERIRQ [21,36] LAD0 [21,36] = GND GND LAD1 [21,36] LFRAME# [21,36] TPM_PP CK_24M_TPM [21] TBL2301,TPM **LAD2** [21,36] R3814 RES_0201_12mil **→** LAD3 [21,36] GND — GND X912460-001 GND R3818 NO-STUEF PM_CLKRUN# [21,36] TPM_NC9 TBL2301,TPM R3816 DNP,TPM C3804 NO-ST**⊌**F¥F DNP,TPM C3807 0 RES_0201_12mil NO-STRUFF CAP_0201_14mil CAP_0201_14mil GND GND GND











5	4	3		2	1
		•	•••		
Condition	PCI Express* PCI Express* Gen 2 Only Gen 3 Only SA	PCI Express* PCI Express Gen2/SATA Gen3/SATA	*		
Processor	00112 01119 0011 0 01119	10 nF 100 nF 220 nF			
Processor	Rx None None 1	10 nF ² None None ³			
2. Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.					
A	Design Constraint: For PCle* Gen 2/ SATA multiplexed configured capacitor and NO AC capacitor is required for motherboard Rx pport DC coupled ODDs / Devices.	ration, motherboard Tx requires a 100 nF channel. This option DOES NOT			
	[20] PCIECLK_SSD_DI	P >> 2 SSD 1	IND4_1P25X1XP35_1P2XP55MM >>> PCIEC	CLK_SSD_L_DP [43]	
 -	[20] PCIECLK_SSD_DI	N >> M43L13 3 4	DLP11TB800UL2L >>> PCIEC	CLK_SSD_L_DN [43]	
	[24] PCIE_SSD_TX7_E	MACIAL	DI DI ITTORNA I I CI	SSD_TX7_L_DP [43]	
	[24] PCIE_SSD_TX7_E [24] PCIE_SSD_TX8_E	511 //	// 1 OIL_0	SSD_TX7_L_DN [43] SSD_TX8_L_DP [43]	
	[24] PCIE_SSD_TX8_E	M40140 0 — 4		SSD_TX8_L_DN [43]	
					+3P3V_SSD
		X911301-001	+3P3'	V_SSD	c
		J4301		> R4302	C4315 DNP,SSD 0.1u
+3P3V_SSD +3P3V_S	SD	SP-conn_sm-th_75_2mtg_2mh_24p1x9p5	75	RES 0201 12mil 74AUP1G04GX	DNP,SSD 0.1u R4308 6.3V NO-STUFF 8 RES 0201 12ml 9
SSD		72 70 3.3V_2	GND1 73 GND2 71	/\ \ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	RES_0201_12mil g GND
C4316 6.3V 0.1u 90 C cap_0201_14mil		C4312 SUSCLK(32KHZ) PEDE	T(NC-PCIE/GND-SATA) NC22	PEDET 2 A Y 4	>>> SSD_SATA_PCIE_DET_N [24]
▶	3V 00 6.3V 0 25V 0 5	nt ps://connecto	ix com	GND '0' = P '1' = S	
SSD U4303	g GND GND GND		_	GND	
SN74AUP1G08DRYR sot886_1p45x1xp6_p5mm		58 NC1	GND4 57 55	PCIECLK_SSD_C_DP RES_0201_12mil R4310_SSD	0
[18,22,36,38,75] PLT_RST#_BUF	PCIECLK_REQ_N <<	PEWAKE#/NC3 CLKREQ#/NC4	REFCLKN 51	PCIECLK_SSD_C_DN RES_0201_12mil R4309 SSD PCIE_SSD_TX8_C_DP CAP_0201_14mil C4306 SSD 0.	PCIECLK_SSD_L_DN [43]
SSD R4307		48 PERST#/NC5	PETP0/SATA-A+ PETN0/SATA-A-	PCIE_SSD_TX8_C_DN	22u 6.3V
GND R4307 100K RES_0201_12mil	SSD	PO_R 36 NC1	PERPU/SATA-B-	PCIE_SSD_RX8_C_DN RES_0201_12mil R4303_SSD_ PCIE_SSD_RX8_C_DP RES_0201_12mil R4304_SSD_	0
[24] DEVSLF	D4004 0 DEVOL	PO_R 38 NC10 DEVSLP	PETP1 35	PCIE_SSD_TX7_C_DP CAP_0201_14mil C4304_SSD_0. PCIE_SSD_TX7_C_DN CAP_0201_14mil C4303_SS_0.	22u 6.3V 22u 6.3V PCIE_SSD_TX7_L_DP [43] PCIE_SSD_TX7_L_DN [43]
GND		34 NC11 NC12 NC13 NC13 NC14 NC15 NC16 NC17 NC17 NC18 NC19 NC19 NC19 NC19 NC19 NC19 NC19 NC19	GND8 31	PCIE_SSD_RX7_C_DP	0 PCIE_SSD_RX7_DP [24] 0 PCIE_SSD_RX7_DN [24]
+3P:	BV_SSD O	X 28 NC14 X 26 NC15	PERN1 27 OF	1-01E_00B_1001_0_BN	PCIE_SSD_RX7_DN [24]
		24 NC17 NC18	PETN2 GND10		
		NC19 3.3V_4	PERN2 17		
		3.3V_5 12 3.3V_6 3.3V_7	GND11 PETP3 PETN3 PETN3 9		
		DAS/DSS#/LED1#	PERP3 7		
		NC21 3.3V 8	GND13		
	_ = = =	3.3V_9 76 MTG2	GND14 MTG1		
	┴_47u └─┴_01u 5 ┴_100n 5 ┴_1	C4311			A
0805	6.3V 6.3V 6 25V 6 6.3V 6 6.3V	GND	GND		
ag G	ND GND GND GND				
5	4	3	I	2	
- 1		·	-		





mDP mux to HDMI/DVI Dongle control



SL1 DP mux to HDMI/DVI Dongle control

