## **Table of Contents**

Page	Title	Page	Title	Page	Title	
01		31	Sensor-uC	61	+1VSB	
02	CHANGE HISTORY	32	On Board-Sensors	62	+1.8VSB & Load SW	
03	BLOCK DIAGRAM	33	Debug Conn	63	CHARGER	
0 4	CLOCK DISTRIBUTION	34	Empty	64	+5V Load SW	
0.5	SIGNAL & RESET MAP	35	SM BUS	65	+3P3V Load SW	
06	POWER FLOW	36	EC-ITE 8528VG-1	66	VCPU Controller	
07	POWER DISTRIBUTION	37	EC-ITE 8528VG-2/SPI ROM	67	VCORE VCCSA	
08	POWER SEQUENCE	38	TPM	68	VCVGT	
09	I2C MAP	39	Temp Sensor/System Fan	69	EMPTY (was GTX Reg)	
10	CPU(1)_MISC,JTAG,DDI.EDP	40	REALTEK ALC298 CODEC	70	SL1 PWR/ BATT CONN.	
11	CPU(2)_LPDDR3	41	Audio Jack/Vol Button/Spkr	71	SL1 SIGNALS	
12	CPU(3)_SKL POWER1	42	Microphones	72	+3P3V_HPD/LCD backlight/TB	
13	CPU(4)_SKL_POWER2	43	M.2 SSD CONNECTOR	73	BLADE PWR	
14	CPU(5)_GND	44	Empty	74	BLADE	
15	CPU(6)_CFG_RESERVED	45	USB3.0	75	Power Protect	
16	LPDDR3(1)_MEMORY DOWN	46	DP Dongle Control nttps://	vin76fi	Test Points	
17	LPDDR3(2)_MEMORY DOWN	47	mDP			
18	XDP	48	SDXC			
19	LPDDR3(3)_CA/DQ Voltage	49	Camera IR			
20	PCH(1)_SD,HDA,RTC, CLK	50	Wi-Fi_BT			
21	PCH(2)_CLK,SMB,LPC, SPI	51	Components for ME/EMI			
22	PCH(3)_SYS PWR CONTR	52	Camera Power			
23	PCH(4)_CCI, HWID	53	Camera Rear			
24	PCH(5)_PCIE,USB	54	Camera Front			
25	PCH(6)_CPU,GPIO,MISC	55	3P3VA & BKL PWR			
26	PCH(7)_POWER	56	+VCCIO & OP85VSB			
27	PCH(8)_empty	57	eDP connector			
28	Power Monitor	58	+VCCEDRAM & +VCCEOPIO			
29	Empty	59	+5VSB & +3P3VSB			
30	Touch Con & Key	60	+1P2V_DUAL&+VTT			

CAD Note:
Default component footprint is SMD 0201, X5R, 1% resistors.

Property: BUILD-OPT DNP = Do Not Place


S or DB = Replace after Debug


# **Schematics Change History**


Rev.	Date	te Comments									
0p9	28 Oct 2014	1. Starting with G_EV1_1021-1630.DSN 2. Added SL schematic from page 72\T\MB\DV_RELEASED\Schematic\CASTLE2_DV_2014_1021_1100.DSN 3. Added External USB3 schematic from\T\MB\DV_RELEASED\Schematic\CASTLE2_DV_2014_1021_1100.DSN 4. Added external DP\T\MB\DV_RELEASED\Schematic\CASTLE2_DV_2014_1021_1100.DSN 5. Added IR_CAMERA from Front Cameraput in page 49 6. Removed page 73 PCIe GPU 7. Added Blade from T 8. Removed P72 T2B Pwr Transistors									
0p10	3 Nov 2014	1. Changing to NVDC 2. Replaced GTX with GT, kept bypass caps 3. Replaced Charger with BQ24770									
0p11	3 Nov 2014	1. Replace SKL-U with SKL-Y									
0p12	11 Nov 2014	1. Model DDR connection from Intel SDS									
0p13	18 Nov 2014	<ol> <li>Added FUB information to all components</li> <li>Changed Decretes sizing caps</li> </ol>									
0p14	20 Nov 2014	1. Added +5VA_SHA 2. Added T Cost Down/XCN's 3. Added SL +5V load Switch & Caps 4. Added Blade +5V load Switch & Caps									
0p15	26 Nov 2014	1. Removed Boost 2. Re-adjusted usb ports on CPU 3. Removed Audio DSP									
0p16	03 Dec 2014	1. changed +1VSB regulator 2. changed IR Camera/added diode 3. added power numbers from 0.91 PDG, Oct14 4. changed BLADE connector 5. cpu decoupling caps changed 6. changed +5V/+3V inductors (place holder)									
0p17	05 Dec 2014	1. swapped M_A_CAA with MA_CB on U1601/U1602 2. added two SAR chips, P32 3. remove try's from csi lines on (p23) 4. change from 10 ceramic to 3 tantalum-poly on usb3 typeA (p45) 5. remove the RSENSE from output of +VCCIO(p56)/+D985VSB(p56)/+VCCEDRAM (p58)/+VCCEDRAM (p58)/+VCCEDPIO (p58)/+IVSB(p61)/+IP8VSB(p62) 6. change RSENSE input to 0402 from 0603 for +VCCIO(p56)/+D985VSB(p56)/+VCCEDRAM (p58)/+VCCEDPIO (p58)/+IVSB(p61)/+IP8VSB(p62) input regulator 7. change inductor for +VCCIO(p56)/+Op85VSB(p56)/+VCCEDRAM (p58) to HMLE20161B-1ROMDR-01 8. change RSENSE input to 0402 from 0603 for +5V_TS,+5V_SDXC,+5V_AUDIO,+5V, +5V_FAN(p64) 9. change RSENSE input to 0402 from 0603 for +393V_FANLE,+3P3V_+5P3V_SENSOR,+IP8V_DMIC (p65) 10. Replacing the SL connector with X908351-001 11. Replace P15901 and P155902 with CMLE304Z-PAZMS-01 12. Replace P15901 and P155902 with CMLE304Z-PAZMS-01 13. Replace 17201 with T0X6 #4819CY-100M 14. Added VSYS -> BLADE FANG supply (p73)									
0p18	09 Dec 2014	1. Reduced sizes of parts for Cameras (Resistors/Caps/Regulators)									
0p19	12 Dec 2014	1. All 47uF caps become 0805/1mmZ 2. All 10uF caps become 04024V/6.3V									
0p20	15 Dec 2014	1. changed SAM flash to reduce size to 2x3 from 5x4 2. Shui Changes 3. more Shui Changes									
0p21	16 Dec 2014	1. changed SAM flash to reduce size to 2x3 from 5x5 2. changes from EV_schematic_issue_check_1216_JDM1.xlsx 3. changed name of +6_12 to +V_ALWAYS_ON 4. Removed 2 Mikes & Front Mike & added FPC conn 5. Added 2nd BLADE connector									
0p22	17 Dec 2014	1. Replaced SD connector with AY531465T 2. changes from EV_schematic_issue_check_viola_1217_JDM1.xlsx									
0p23 - current		1. See apexUfixes_revXpXX.xlsx									


Property: BUILD-OPT


DNP = Not Installed Part.























































				PCH Processor				EC Board					DR	AM	RAM			
	Rev 4	EC Proc	essor ID	ID		TPM		Rev		PCH Boar	d ID[3:0]		Manufacturer		Speed	RAM Size & Calibration		
	Signal	EC_ID1	ED_ID0	PCB_ID5	PCB_ID4			R3619	PCB_ID3	PCB_ID2	PCB_ID1	PCB_ID0	MEM_ID1	MEM_ID0	MEM_ID4	MEM_ID3	MEM_ID2	ZQ1
D																		R1602
						R3813												R1604
		1 = R3642	1=R3640	1=R2323	1 = R2303	R3815			1=R2307	1=R2305	1=R2306	1=R2304	1=R2315	1 = R2318	1=R2321	1=R2319	1=R2320	R1702
		0=R3643	0=R3641	0=R2324	0 = R2301	R3816	R3814		0=R2310	0=R2309	0=R2308	0=R2302	0=R2316	0=R2317	0=R2314	0=R2313	0=R2312	R1704
															1600			4GB =
		U22=0	U22=0		Infineon	Infineon	Infineon						I b maior — O	lhasia - O	LPDDR3=	4CD 0	4 CD 0	DNP
		U23E=1	U23E=0	U=0	=0	= DNP	=POP							Hynix = 0	I ()	4GB=0		8GB =
		Y=0	Y = 1	Y=1	Nation Z	NationZ =	NationZ						_	Samsung	1866		8GB=1	POP
		S=1	S=1		=1	POP	=DNP						=0	=1	LPDDR3=	16GB = 1	16 GB = 0	16GB =
															1			POP
	EV 0.9							80.6Ω	0	0	0	0						
	EV 1.0							169Ω	0	0	0	1						
	EV 1.5							698Ω	0	0	1	0						
	EV 1.9	_				_		909 Ω	0	0	1	1	_			_	_	


**TBL2301** 


Vinafix.com +1P8VSB +1P8VSB +1P8VSB +1P8VSB +1P8VSB TBL2301,CPU
R2318
10K
RES\_0201\_12mil TBL2301,CPU TBL2301,CPU TBL2301,CPU TBL2301,CPU R2315 10K RES\_0201\_12mil R2319 R2320 R2321 10K > RES\_0201\_12mil SKL\_ULT\_1356BGA\_R1 bga1356\_47x30\_42x24x1p27mm-SKL RES\_0201\_12mil RES\_0201\_12mil MEM\_ID0 MEM\_ID1 MEM\_ID2 MEM\_ID3 SKL\_ULT A36 | CSI2\_DN0 B36 | CSI2\_DP0 D38 | CSI2\_DP1 C36 | CSI2\_DP1 D36 | CSI2\_DN2 A38 | CSI2\_DN2 A38 | CSI2\_DN3 CSI2\_DN3 [53] CSI2\_R0\_DN [53] CSI2\_R0\_DP [53] CSI2\_R1\_DN [53] CSI2\_R1\_DP [53] CSI2\_R2\_DN [53] CSI2\_R2\_DP [53] CSI2\_R3\_DN [53] CSI2\_R3\_DP CSI2\_R0\_CLK\_DN [53]
CSI2\_R0\_CLK\_DP [53]
CSI2\_F1\_CLK\_DN [54]
CSI2\_F1\_CLK\_DP [54]
CSI2\_CLK2\_IRCAM\_DN [49]
CSI2\_CLK2\_IRCAM\_DP [49] CSI2 CLKN0 CSI2\_CLKN0 CSI2\_CLKP0 CSI2\_CLKN1 CSI2\_CLKP1 CSI2\_CLKN2 CSI2\_CLKP2 MEM ID4 TBL2301,CPU
R2317
10K
RES\_0201\_12mil TBL2301,CPU R2314 10K RES\_0201\_12mil TBL2301,CPU TBL2301,CPU TBL2301,CPU R2316 R2312 R2313 10K RES\_0201\_12mil 10K RES\_0201\_12mil 10K RES\_0201\_12mil CSI2\_CLKN3 CSI2\_CLKP3 MTP2301 SP\_TP\_SMDp58mm C312\_DP3
C31 CSI2\_DP4
C33 CSI2\_DP4
D33 CSI2\_DP5
A31 CSI2\_DN5
B31 CSI2\_DN6
A33 CSI2\_DN7
CSI2\_DN7
CSI2\_DP7 [54] CSI2\_F4\_DN [54] CSI2\_F4\_DP [54] CSI2\_F5\_DN [54] CSI2\_F5\_DP CSI2 COMP 5 0 ->>RTD3\_CAM\_PWREN [25,52 GPP\_D4/FLASHTRIG +1P8VSB +1P8VSB +1P8VSB +1P8VSB +1P8VSB +1P8VSB GPP\_F13/EMMC\_DATA0 GPP\_F14/EMMC\_DATA1 GPP\_F15/EMMC\_DATA2 GPP\_F15/EMMC\_DATA3 GPP\_F17/EMMC\_DATA3 GPP\_F18/EMMC\_DATA5 GPP\_F19/EMMC\_DATA6 GPP\_F19/EMMC\_DATA6 GPP\_F20/EMMC\_DATA7 MEM\_ID0
MEM\_ID1
MEM\_ID2
MEM\_ID3
MEM\_ID4
PCB\_ID4
PCB\_ID0
PCB\_ID1 DNP,CPU
> R2323
> 10K
- RES\_0201\_12mil CPU R2304 DNP,CPU R2303 DNP,CPU R2307 CPU R2306 DNP,CPU R2305 10K RES\_0201\_12mil 10K RES\_0201\_12mil 10K RES\_0201\_12mil 10K RES\_0201\_12mil 10K RES\_0201\_12mil A29
B29 | CSI2\_DN8
C28 | CSI2\_DN8
C32 | CSI2\_DN9
A27 | CSI2\_DP9
B27 | CSI2\_DN10
C27 | CSI2\_DN11
D27 | CSI2\_DN11
CSI2\_DP11 [49] CSI2\_IRCAM8\_DN [49] CSI2\_IRCAM8\_DP GPP\_F21/EMMC\_RCLK GPP\_F22/EMMC\_CLK GPP\_F12/EMMC\_CMD EV1.9 WAS: 0b0\_0010 EMMC\_RCOMP\_R DNP,CPU DNP,CPU EMMC RCOMP R2310 10K RES\_0201\_12mil R2309 > 10K > RES\_0201\_12mil R2308 10K RES\_0201\_12mil R2324 10K RES\_0201\_12mil R2301 10K RES\_0201\_12mil R2302 10K RES\_0201\_12mil 9 OF 20 R2311 BUILD-OPT = TBL1001,CPU Source Package = SKL\_ULT\_1356BGA\_R1 > 200 > RES\_0201\_12mil


https://vinafix.com

































### **DIAGNOSTIC CONNECTOR** J3501 504754-0902 conn\_fpc\_9\_4p2x3p3x1p67\_p3xp6mm R3502 0 RES\_0201\_12mil SML1\_EC\_CLK [33,36,63,70] R3503 0 RES\_0201\_12mil DIAG\_RESET\_N [36] R3508 0 RES\_0402\_16mil +3P3VA RES\_0201\_12mil R50165 0 RES\_0201\_12mil R3505 0 RES\_0201\_12mil R3506 0 [33,36,63,70] SML1\_EC\_DATA [36] DIAG\_TEST [30,36,55] PWRBTN#\_EC DNP,DP 1 C13198 10p 50V CAP\_0201\_14mil DNP,DP 1] C13201 10p 50V CAP\_0201\_14mil DNP,DP C13203 10p 50V CAP\_0201\_14mil DNP,DP C13204 10p 50V CAP\_0201\_14mil DNP,DP C13199 10p 50V CAP\_0201\_14mil +3V\_EC R3517 4.99K Q3501 RUM002N02GT2L SOT-VMT3\_1p2xp8xp5\_p4mn RES\_0201\_12mil EV1.9 Add [21] SML1\_PCH\_DATA 《》 SML3\_EC\_DATA [33,36,39] https://vinafix.com To EC +3V EC +3V EC +3V EC 4.99K RES\_0201\_12mil RUM002N02GT2L SOT-VMT3\_1p2xp8xp5\_p4r 4.99K RES\_0201\_12mil SML3\_EC\_CLK [33,36,39] [21] SML1\_PCH\_CLK 《》 EV1.9 Add RES\_0201\_12mil RES\_0201\_12mil To EC [33,36] SML0\_EC\_DATA (\$\\$\\$\\$\\$\ EC\_SAM\_I2C\_SDA [31] To SAM **EC SM BUS** R3512 0201 12m +5VSB [33,36] SML0\_EC\_CLK >> ->> EC\_SAM\_I2C\_SCL [31] C3502 **Control 3** EV1.9 Add







## Trusted Platform Module +3P3V +3P3V TPM DB,TPM R3817 0.010 res\_0603\_30mil +3P3V\_TPM -O PMTP3801 SP-tp-c0p381 O PMTP3802 SP-tp-c0p381 +3P3V\_TPM TBL2301,TPM R3815 +3P3V\_TPM 100K RES\_0201\_12mil X813010-001 +3P3V\_TPM TBL2301,TPM U3801 SLB9665TT2.0FW5.40 tssop28\_9p7x4p4x1p1\_p65mm TBL2301,TPM R3813 TPM C3806 DNP,TPM C3805 cap\_0201\_14mil NC6 SERIRQ 26 LAD0 25 GND4 VDD4 LAD1 22 LFRAME# 21 LCLK 20 LAD2 19 VDD3 GND2 17 LAD3 16 LRESET2# 15 28 27 26 25 24 TPM\_NC6 1 NC7 NC1 NC2 GND3 VDD1 GPIO FP R NC8 LRESET1# VDD2 GND1 NC3 NC4 NC5 V212460-00 1 NC7 — GND 4.99K RES\_0201\_12mil PCH\_SERIRQ [21,36] LAD0 [21,36] =0.1u 6.3V = 0.1u 6.3V cap\_0201\_14mil 0.1u 6.3V 0.1u 6.3V 를 GND GND LAD1 [21,36] LFRAME# [21,36] TPM\_PP ← CK\_24M\_TPM [21] TBL2301,TPM **─《》** LAD2 [21,36] R3814 RES\_0201\_12mil **→** LAD3 [21,36] GND — GND DNP,TPM X912460-001 GND TPM\_NC9 R3818 0 PM\_CLKRUN# [21,36] TBL2301,TPM R3816 DNP,TPM C3804 22PF 25V DNP,TPM C3807 0 RES\_0201\_12mil =10p 50V CAP\_0201\_14mil CAP\_0201\_14mil GND GND GND












5 4 3 2 1
Condition         PCI Express* Gen 2 Only         PCI Express* Gen 3 Only         PCI Express* Gen3/SATA         PCI Express* Gen3/SATA           Processor Tx         100 nF         220 nF         10 nF         100 nF         220 nF           Processor Rx         None         None         None         None         None
2. Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.
3. Design Constraint: For PCle* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. This option DOES NOT support DC coupled ODDs / Devices.
[20] PCIECLK_SSD_DP >> 2 1 IND4_1P25X1XP35_1P2XP55MM >> PCIECLK_SSD_L_DP [43]  [20] PCIECLK_SSD_DN >> M43L13 3 PCIECLK_SSD_L_DN [43]
[24] PCIE_SSD_TX7_DP >> 100mA   IND4_1P25X1XP35_1P2XP55MM   PCIE_SSD_TX7_L_DP [43]  [24] PCIE_SSD_TX7_DN >> M43L14   3   DLP11TB800UL2L   PCIE_SSD_TX7_L_DN [43]
[24] PCIE_SSD_TX8_DP >> 100mA   IND4_1P25X1XP35_1P2XP55MM   PCIE_SSD_TX8_L_DP [43]  [24] PCIE_SSD_TX8_DN >> M43L12   3
+3P3V_SSD  X911301-001
J4301  +3P3V_SSD
SSD C4316
Connector Key  SSD  SSD  GND  GND  GND  GND  GND  GND
SN74AUP1G08DRYR Sot886_1p45x1xp6_p5mm    Sot886_1p45x1xp6_p5mm
SSD_RESET_N 500 CLKREQ#NC4
RES_0201_12mil SSD RAS_C_DP RES_0201_12mil R4303 SSD 0 SPCIE_SSD_RX8_DN [24] NC9 PERNO/SATA-B-PE
GND  GND  GND  GND  GND  GND  GND  GND
NC17 PETN2 21 NC18 GND10 PERP2 21 NC19 PERP2 PER
X 10 SAS/DSS#/LED1# GND12 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
NC21 3.3V_8 3.3V_9 FERN3 GND14 77
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
GND GND GND GND
5 4 3





## mDP mux to HDMI/DVI Dongle control



## SL1 DP mux to HDMI/DVI Dongle control

