H.264 Hardware Encoder in VHDL
VHDL
Permalink
Failed to load latest commit information.
doc Initial commit Jan 3, 2016
src Initial commit Jan 3, 2016
tests Initial commit Jan 3, 2016
.gitignore Initial commit Jan 3, 2016
README.txt Updated readme with link to sourceforge Jan 3, 2016

README.txt

Project: hardh264

A hardware h264 video encoder written in VHDL suited to IP cameras and
megapixel cameras. Designed to be synthesized into an FPGA. Initial testing is
using Xilinx tools and FPGAs but it is not specific to Xilinx.

Directory structure:
doc - documetation
src - vhdl source (synthesizable)
tests - test code and test vectors

Source code and other files are released here under a BSD-style licence

This is a mirror of the original project located at http://hardh264.sourceforge.net/