

```
-----  
-- Company:  
-- Engineer:  
--  
-- Create Date: 09/17/2021 09:32:35 PM  
-- Design Name:  
-- Module Name: fulladder - Behavioral  
-- Project Name:  
-- Target Devices:  
-- Tool Versions:  
-- Description:  
--  
-- Dependencies:  
--  
-- Revision:  
-- Revision 0.01 - File Created  
-- Additional Comments:  
--  
-----
```

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

```
-- Uncomment the following library declaration if using  
-- arithmetic functions with Signed or Unsigned values  
--use IEEE.NUMERIC_STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating  
-- any Xilinx leaf cells in this code.  
--library UNISIM;  
--use UNISIM.VComponents.all;
```

```
entity fulladder is  
    Port ( A : in STD_LOGIC;  
          B : in STD_LOGIC;  
          Cin : in STD_LOGIC;  
          Sum : out STD_LOGIC;  
          Cout : out STD_LOGIC);  
end fulladder;
```

```
architecture Behavioral of fulladder is
```

```
begin  
    sum <= A xor B xor Cin;  
    Cout <= (A and B) or (A and Cin) or (B and Cin);  
end Behavioral;
```