```
-- Company:
-- Engineer:
-- Create Date: 09/17/2021 09:42:40 PM
-- Design Name:
-- Module Name: test_full - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity test_full is
-- Port ();
end test_full;
architecture Behavioral of test_full is
   component fulladder is
       Port ( A : in STD_LOGIC;
              B : in STD_LOGIC;
              Cin : in STD_LOGIC;
              Sum : out STD_LOGIC;
              Cout : out STD_LOGIC);
   end component;
   signal A, B, Cin, Sum, Cout : std_logic;
begin
   tb : fulladder port map ( A => A,
                            B \Rightarrow B,
                            Cin => Cin,
                            Sum => Sum,
                            Cout => Cout);
   process
   begin
       A <= '0';
```

```
B <= '0';
        Cin <= '0';
        wait for 100ns;
        A <= '0';
        B <= '0';
        Cin <= '1';
        wait for 100ns;
        A <= '0';
B <= '1';
        Cin <= '0';
        wait for 100ns;
        A <= '0';
        B <= '1';
        Cin <= '1';
        wait for 100ns;
        A <= '1';
        B <= '0';
        Cin <= '0';
        wait for 100ns;
        A <= '1';
        B <= '0';
        Cin <= '1';
        wait for 100ns;
        A <= '1';
        B <= '1';
        Cin <= '0';
        wait for 100ns;
        A <= '1';
        B <= '1';
Cin <= '1';
        wait for 100ns;
        wait;
    end process;
end Behavioral;
```