

```
-----  
-- Company:  
-- Engineer:  
--  
-- Create Date: 10/10/2021 05:40:59 PM  
-- Design Name:  
-- Module Name: Mux2To1 - Behavioral  
-- Project Name:  
-- Target Devices:  
-- Tool Versions:  
-- Description:  
--  
-- Dependencies:  
--  
-- Revision:  
-- Revision 0.01 - File Created  
-- Additional Comments:  
--  
-----
```

```
library IEEE;  
use IEEE.STD_LOGIC_1164.ALL;
```

```
-- Uncomment the following library declaration if using  
-- arithmetic functions with Signed or Unsigned values  
--use IEEE.NUMERIC_STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating  
-- any Xilinx leaf cells in this code.  
--library UNISIM;  
--use UNISIM.VComponents.all;
```

```
entity Mux2To1 is  
    port ( A : in STD_LOGIC;  
           B : in STD_LOGIC;  
           S0 : in STD_LOGIC;  
           Z : out STD_LOGIC);  
end Mux2To1;
```

```
architecture Behavioral of Mux2To1 is
```

```
begin
```

```
    Z <= A when S0 = '0' else  
        B;
```

```
end Behavioral;
```