#### THE COMPUTER

THE PAGES WHICH FOLLOW ARE AN INTRODUCTION TO COMPUTERS. OUR AIM IS TO BREAK DOWN THE MYSTERY OF BITS, BYTES, PROCESSORS AND ALL THOSE TERMS RELATING TO THE 'MICRO' - INTO UNDER-STANDABLE FORM.


THE MICRO IS HERE TO STAY — SO WE HAVE TO LIVE WITH IT. AS ELECTRONICS ENTHUSIASTS, THIS WILL BE TO OUR ADVANTAGE AS IT OFFERS MORE SCOPE FOR DESIGNING THAN USING INDIVIDUAL CHIPS & HAS MUCH MORE FLEXIBILITY BECAUSE A MICRO SYSTEM PERFORMS ITS OPERATIONS VIA A PROGRAM.

CHANGE THE PROGRAM & YOU CHANGE THE OUTCOME.

MICRO'S COMBINE THE SKILL OF ELECTRONICS WITH THE ART OF PROGRAMMING & REQUIRES A NEW APPROACH TO PROJECT DESIGN.

THAT'S WHY WE NEED TO START AT THE BEGINNING.

HERE ARE SOME TERMS & A BLOCK DIAGRAM TO ACQUAINT YOU WITH THE MYSTERY WE CALL THE MICRO.



#### WHAT A COMPUTER WILL DO ....

A COMPUTER IS SIMILAR TO A BOOK . THE PAGES REPRESENT THE CHIPS & THE STORY IS EQUIVALENT TO THE PROGRAM.

JUST AS YOU CAN WRITE AN ENDLESS NUMBER OF STORIES, YOU CAN CREATE A PROGRAM TO SUIT ALMOST ANY SITUATION.


PROGRAMS ARE CONTAINED IN AN EPROM & THE LEVEL OF PERFORMANCE DEPENDS ON THE SKILL OF THE PROGRAMMER.

PROGRAMS CAN RANGE FROM A SIMPLE SEQUENCE TO STRATEGY CAPABLE OF PLAYING CHESS - AND WINNING!

IN FACT A COMPUTER WILL DO ALMOST ANYTHING. ANY PROJECT USING ABOUT 8 OR MORE IC'S CAN BE CONVERTED TO A MICRO DESIGN.


WE INTEND TO EXPLAIN BOTH THE SOFTWARE & HARDWARE SIDE OF CREATING A MICRO PROJECT & SHOW HOW TO GET IT ALL TOGETHER.

HERE ARE THE 3 STEPS:



YOU WILL GAIN A LOT BY READING THE ARTICLE ON THE TALKING ELECTRONICS COMPUTER 'TEC-IA' IN TE MAGAZINE, ISSUES 10 -- . & THE MICROCOMP PROJECT IN ISSUES 13 --

EVEN MORE WILL BE GAINED BY BUILDING ONE OR BOTH MODELS AS ALL OUR DISCUSSION WILL BE CENTRED AROUND THEM.




#### THE INPUT GATING TRANSISTOR

THE IN-OUT REQUEST LINE ( TORQ ) OF THE Z-80 IS A SOFTWARE DRIVEN OUTPUT PIN. THIS MEANS IT IS ACTIVATED (GOES LOW) AS A RESULT OF A STATEMENT IN A PROGRAM, SUCH AS IN A(OI), OUT (OI) A [OR (OZ) (O4) (O8) ETC].

TO GET IT TO SELECT EITHER THE IN FUNCTION OR OUT FUNCTION WE MUST COMBINE TORG WITH ANOTHER LINE.

IN A SIMPLE CIRCUIT SUCH AS WE ARE DESCRIBING, WE HAVE CHOSEN THE FIRST ADDRESS LINE (A) FOR THE INPUT PORT & A, FOR THE OUTPUT PORT. THIS PRODUCES: IN A(OI) OUT (O2) A.



THE VOLTAGE (AND CURRENT) TO DRIVE THE CIRCUIT COMES FROM LINE AO

WHEN TORQ IS LOW AND AO IS, HIGH THE TRANSISTOR IS TURNED ON. THE VOLTAGE FOR DATA LINE DO COMES FROM AO, VIA THE TRANSISTOR, SWITCH & DIODE TO DO.

- R, SEPARATES TORQ FROM THE BASE.
- R2 PREVENTS THE TRANSISTOR TURNING ON WHEN NOT BEING ACCESSED.
- R3 KEEPS THE COLLECTOR AT ZERO WHEN THE TRANSISTOR IS NOT TURNED ON.
- R4 PREVENTS THE DATA LINE FLOATING WHEN NO DATA IS PRESENT.
- D. PREVENTS ONE DATA LINE
  UPSETTING THE OTHERS WHEN
  A SWITCH IS PRESSED & THE
  TRANSISTOR IS OFF.

THIS CIRCUIT ONLY COMES INTO OPERATION WHEN A STATEMENT SUCH AS IN A (01) IS BEING EXECUTED. IF THE SWITCH IS PRESSED, THE RESULT WILL BE A HIGH ON DO, IT NOT PRESSED, A LOW WILL BE REGISTERED.

Low's Do

NOT PASS D.

THIS IS THE ONLY TIME WHEN THE SWITCH IS DETECTED. AT ALL OTHER,
TIMES A CLOSED SWITCH WILL PLACE A LOW ON THE DATA BUS OR MORE
ACCURATELY - IT WILL PLACE NIL ON THE DATA BUS DUE TO DIODE D..
THIS CAPABILITY (OF THE CIRCUIT) IS CALLED TRI-STATE.
(3 STATES)


DELIVER A LOW

TO PATA LINE DO -

#### THE OUTPUT GATING TRANSISTOR

THE OBJECT OF THE CIRCUIT IS TO GATE (COMBINE) A, & TORQ TO ACTIVATE THE OUTPUT LATCH.

THE CIRCUIT SITS WITH CP LINE HIGH. IT PULSES LOW & ON THE RISING EDGE OF THE PULSE, DATA IS LATCHED INTO THE CHIP.



THIS IS THE SEQUENCE TO LATCH DATA INTO THE OUTPUT LATCH.

(1) THE Z-80 RECEIVES AN OUTPUT STATEMENT: OUT (02) A.

2 THIS CAUSES THE DATA IN THE ACCUMULATOR TO APPEAR ON THE DATA BUS & ADDRESS LINE A, GOES HIGH.

(3) A SHORT TIME LATER THE TORQ LINE GOES LOW.

(4) THIS TURNS THE TRANSISTOR ON, PULLING THE CP LINE OF THE LATCH LOW.

THE DATA DOES NOT ENTER THE LATCH YET

(5) THE TORQ LINE GOES HIGH LATCHING DATA INTO


THE LATCH & ON A DISPLAY ETC. (6) THE Z-80 ADVANCES TO THE NEXT STATEMENT IN THE PROGRAM.


1) THE DISPLAY REMAINS ILLUMINATED.


#### A SAMPLE PROGRAM:

40 A 00 OUT (02) A - LATCH OUTPUTS 00 40 A 04 DUT (02) A - LATCH OUTPUTS 04 40 A 0B OUT (02) A - LATCH OUTPUTS OB etc.

THE LATCH CHANGES FROM DUTPUT DO TO 04 DNLY AFTER THE DUT' INSTRUCTION HAS BEEN EXECUTED.







- THE Z-80 HAS 16 ADDRESS LINES & 8 DATA LINES THE ARE CALLED THE ADDRESS BUS & DATA BUS.
- INFORMATION ENTERS THE Z-80 VIA THE DATA BUS & EMERGES VIA THIS BUS IT IS A TWO-WAY BUS.
- THE ADDRESS BUS IS A ONE-WAY BUS. THE Z-80 SENDS OUT ADDRESSES VIA THIS BUS TO MEMORY
- MEMORY CAN BE EITHER RAM OR ROM.
  RAM IS TEMPORY STORAGE MEMORY
  ROM IS PERMANENT STORAGE MEMORY.
- ALL INFORMATION IS IN THE FORM OF HIGHS & LOWS.
- DATA RANGES FROM 0000000 TO 1111111.
  THIS GIVES 256 DIFFERENT COMBINATIONS.
- -THE Z-80 OPERATES ON BINARY BITS!.

  A'BIT' IS A DIGIT WHICH IS EITHER HIGH OR LOW.


  4 BITS = ONE NIBBLE

  8 BITS = ONE BYTE

This refers To the Data Bus

- THE FIRST REQUEST SENT OUT BY A 2.80 ON START-UP IS SENT VIA ADDRESS 00000000.

  THE FIRST PIECE OF DATA IT RECEIVES WILL BE INTERPRETED AS AN INSTRUCTION. DEPENDING ON THE FIRST INSTRUCTION, THE 2-80 MAY REQUEST ANOTHER ONE, TWO OR THREE BYTES TO COMPLETE THE COMMAND.
- INFORMATION RECEIVED ON THE DATA BUS WILL BE INTERPRETED AS AN INSTRUCTION, DATA-VALUE OR JUMP VALUE etc DEPENDING ON WHERE IT IS, IN THE PROGRAM.
- THE Z-80 WILL OPERATE ON A CLOCK FREQUENCY AS LOW AS 7KHZ-UP TO A MAXIMUM OF 2.5 MHz. THE Z-80A WILL OPERATE UP TO 4 MHz.
- THE LETTERS CPU STAND FOR CENTRAL PROCESSING UNIT.



- MOST OF THE OPERATIONS ARE CARRIED OUT IN THE ACCUMULATOR THIS IS BECAUSE THE ACCUMULATOR HAS A LOT OF FEATURES WHICH THE OTHER REGISTERS DO NOT HAVE

ONCE AN OPERATION IS COMPLETE, THE RESULT (S) ARE TRANSFERRED TO MEMORY (RAM) OR TO OTHER REGISTERS.

THE BREGISTER HAS A SPECIAL DJNZ FEATURE IN WHICH IT IS AUTO-MATICALLY DECREMENTED BY ONE EACH TIME A LOOP IS PERFORMED. THE PROGRAM ADVANCES WHEN BIS ZERO

REGISTERS B & C CAN BE USED SEPARATELY OR AS A PAIR. THE SAME APPLIES TO D &E AND H L .

REGISTER PAIR HL CAN BE REMEMBERED AS HIGH, LOW. H IS THE HIGH BYTE IN A PROGRAM AND L IS THE LOW BYTE. THIS ALSO APPLIES TO B.C. B IS THE HIGH BYTE & C IS THE LOW BYTE. ALSO D IS THE HIGH BYTE & E IS THE LOW BYTE.


## THE ACCUMULATOR MOST OF THE OPERATIONS IN A MICROPROCESSOR ARE CARRIED OUT IN THE ACCUMULATOR. THIS CONSISTS OF A SET OF 8 FLIP-FLOPS WITH A LOT OF SUPPORT CIRCUITRY, SO THAT THE FOLLOWING CAN BE PERFORMED: (OTHER REGISTERS CAN DO SOME OF THE FOLLOWING, BUT NOT ALL) - ANY BIT CAN BE SET TO I OR RESET TO ZERO. - ALL BITS CAN BE SET TO ZERO - ALL BITS CAN BE SHIFTED ONE PLACE TO THE LEFT: THE TEATER APPROPRIE - ALL BITS CAN BE SHIFTED ONE PLACE TO THE RIGHT: - ANY BIT CAN BE TESTED TO SEE IF IT IS A I OR O. - THE VALUE OF THE REGISTER CAN BE INCREMENTED BY ONE. DECREMENTED " - EACH O' CAN BE CHANGED INTO A'I & EACH I INTO A'O'. - A VALUE CAN BE ADDED TO THE REGISTER - A VALUE CAN BE SUBTRACTED FROM THE REGISTER - AN & BIT BINARY VALUE CAN BE CONVERTED TO TWO 4-BIT BCO VALUES. A NUMBER OF CONDITIONAL CALLS OR JUMPS CAN BE PERFORMED ONLY WHEN A CERTAIN CONDITION IS MET. FOR EXAMPLE : CALL NZ, ADDRESS - THE CALL WILL ONLY BE PERFORMED IF THE RESULT OF THE PREVIOUS INSTRUCTION IS NOT ZERO. - THE ACCUMULATOR CAN BE COMPARED TO A VALUE OF DATA, TO OTHER REGISTERS, OR TO A DATA VALUE IN MEMORY THE ACCUMULATOR CAN BE SAVED BY AN OPERATION CALLED PUSH THIS PLACES THE VALUE INTO A PRE-DETERMINED AREA OF MEMORY CALLED THE STACK. - THE ACCUMULATOR CAN ALSO PERFORM LOGIC FUNCTIONS: AND OR NAND, NOR, EX-OR, EX-NOR. THIS FORMS THE BASIS TO ALL PROGRAMS & WE WILL SHOW HOW EACH SENTENCE IS CONVERTED TO A MACHINE CODE INSTRUCTION WHICH THE PROCESSOR UNDERSTANDS.

#### THE Z-80 HOW IT WORKS

CONNECTING THE Z-80 TO AN EPROM.

WHEN THE Z-80 IS CONNECTED TO A CHIP CONTAINING A PROGRAM, SUCH AS AN EPROM, THE TWO WILL BE CAPABLE OF TALKING TO EACH OTHER AND THE PROGRAM WILL BE EXECUTED.


THIS MEANS THE OUTPUT (RESULT) OF THE PROGRAM WILL NOT BE AVAILABLE FOR US TO SEE. BUT AT THIS STAGE WE WANT TO SEE HOW THE TWO ARE CONNECTED TOGETHER.




TWO BUSES ARE REQUIRED BETWEEN Z-80 & EPROM. — AN ADDRESS BUS & A DATA BUS.

IN COMPUTERS ALL LINE NUMBERING STARTS AT ZERO. THUS WE HAVE 'AO & DO ASTHE FIRST LINES. THIS IS IN LINE WITH COUNTING, WHICH STARTS AT ZERO.

THE ADDRESS BUS (INTHE CONNECTION ABOVE) HAS II LINES & 8 LINES IN THE DATA BUS. II ADDRESS LINES WILL ADDRESS FROM 0000 TO 07FF. THIS IS 2K OF MEMORY AS WILL BE EXPLAINED LATER. [THE Z-80 HAS 16 ADDRESS LINES]




THE DIAGRAM ON THE PREVIOUS PAGE CAN BE SIMPLIFIED BY DRAWING THE BUSES AS A PATHWAY:



THE EPROM MUST BE TURNED ON ONLY DURING THE TIME WHEN IT IS REQUIRED. THIS IS BECAUSE THE DATA & ADDRESS BUSES ARE REQUIRED BY OTHER CHIPS IN THE SYSTEM.

THIS MEANS ONE OR MORE LINES ARE NEEDED BETWEEN THE Z-80 &EPROM. THERE ARE TWO CONTROL LINES AND THEY ARE CALLED CHIP ENABLE & OUTPUT ENABLE. WHEN BOTH OF THESE LINES GO LOW THE VALUE ON THE ADDRESS BUS WILL CAUSE DATA TO BE OUTPUTTED BY THE EPROM ON THE DATA BUS.



TAKING DE HIGH CAUSES THE OUTPUT LINES OF THE EPROM TO GO INTO A HIGH IMPEDANCE STATE. OUTPUT DATA IS SUPPLIED VERY QUICKLY AFTER DE IS TAKEN LOW.

TAKING CE HIGH SEE(2) CAUSES THE OUTPUT LINES TO GO INTO A HIGH IMPEDANCE STATE AND ALSO A 'POWER-DOWN' STATE. BUT WHEN CE GOES LOW, THE EPROM TAKES CONSIDERABLY LONGER TO PROVIDE DATA ON THE OUTPUT PINS.


A HIGH IMPEDANCE STATE IS IDENTICAL TO SAYING 'TRI-STATE'; SO THAT THEY PUT NO LOAD ON THE BUSES.

#### THE Z-80 - HOW IT WORKS

LET US LOOK AT THE EXECUTION OF A SINGLE BYTE INSTRUCTION .-CALLED NO OPERATION

THIS INSTRUCTION CAUSES THE PROGRAM COUNTER (INSIDE THE Z-80) TO INCREMENT . NOTHING ELBE IS AFFECTED.


THIS IS THE SEQUENCE OF EVENTS:




AN INSTRUCTION IS NOT CARRIED OUT DURING EACH CLOCK CYCLE. IT REQUIRES A NUMBER OF CLOCK CYCLES TO PERFORM AN INSTRUCTION. (BETWEEN 4 & 23) BECAUSE THE Z-80 HAS INTERNAL HOUSE KEEPING OPERATIONS TO PERFORM SO THAT THE INSTRUCTION CAN BE CARRIED OUT.

IT TAKES 4 CLOCK CYCLES TO PERFORM A NO OPERATION INSTRUCTION.


1) THE VALUE IN THE PROGRAM COUNTER (0000) IS OUTPUTTED TO THE ADDRESS BUS :



- MREQ LINE GOES LOW & TURNS ON THE EPROM.
- (3) THE EPROM RESPONDS BY SENDING THE DATA LOCATED AT 0000 TO THE Z-80:



THE Z-80 INTERPRETS 00000000 AS A SINGLE BYTE INSTRUCTION & CARRIES OUT THE TASK OF INCREASING (INCREMENTING) THE PROGRAM COUNTER TO ... OOI (HEX) (0000000000000 I BINARY) THE MREQ LINE GOES HIGH IMMEDIATELY THE COMPUTER HAS FINISHED READING THE VALUE.



48

#### WRITING A PROGRAM

WHEN WRITING A MACHINE CODE PROGRAM THERE ARE 3 POINTS YOU MUST REMEMBER:

(1) EACH STEP MUST BE VERY SMALL. THE MICRO IS CAPABLE OF PERFORMING ONLY A VERY SIMPLE TASK AT ANY ONE TIME.

(2) EACH STEP MUST BE ABLE TO BE CONVERTED TO A MACHINE-CODE

INSTRUCTION .

THE PROCESSOR WILL BE RUNNING ALL THE TIME & THUS PROGRAMS MUST BE EITHER A LOOP OR INCLUDE DELAYS TO SLOW DOWN THEIR EXECUTION RATE TO SUIT HUMAN INVOLVEMENT.

THIS IS THE SKILL IN WRITING A PROGRAM. TO CONVERT AN IDEA INTO A SERIES OF SMALL STEPS WHICH CAN BE EXECUTED BY A MICRO.

HERE IS A SIMPLE REQUIREMENT: TO TURN ON SEGMENTS OF A 7-SEGMENT DISPLAY VIA A SET OF INPUT SWITCHES.

THE PROGRAM WILL NEED TO BE A LOOP & THE MICRO WILL EXECUTE IT MANY TIMES PER SECOND


> - IN A (01) OUT (02) A - IR DB OI

THE SWITCHES ARE SCANNED & THEIR VALUE LOADED INTO THE ACCUMULATOR.

THE VALUE (IN THE ACCOMPLATOR) IS OUTPUTTED TO THE 7-SEGMENT DISPLAY

THE PROGRAM JUMPS TO THE BEGINNING & REPEATS THE SEQUENCE.

IN-EACH INPUT SWITCH IS DIRECTLY CONNECTED TO ONE OF THE FLIP-FLOPS OF THE ACCUMULATOR, VIA THE DATA BUS:



THEY ARE LOOKED AT DURING THE 'IN INSRUCTION. WHEN THE 'OUT' INSTRUCTION IS EXECUTED THE VALUE IN EACH FLIPFLOP WILL BE PASSED TO THE SEGMENTS OF THE DISPLAY


IF BIT O IS SET, SEGMENT Q' WILL ILLUMINATE. THE SAME APPLIES TO BITS 1,2,3,4,5,6&7. (BIT 7 ILLUMINATES THE DECIMAL POINT).



WE CAN COMBINE OUR KNOWLEDGE OF OUT & DJNZ IN A PROGRAM WHICH BLINKS THE DISPLAY.

AIM: TO TURN THE DISPLAY ON & OFF.

THIS IS A LOOP PROGRAM WHICH DUTPUTS A VALUE TO A DISPLAY FOR A DELAY PERIOD. THE PROGRAM THEN REPEATS.




THIS IS WHERE THE COMPUTER IS SPENDING TIME DOING NOTHING (EXCEPT DECREMENTING REGISTER B) WHILE THE DISPLAY REMAINS ILLUMINATED (OR BLANK) SO THAT THE HUMAN EYE CAN DETECT THE BLINKING FFFECT.

THE BLINK RATE WILL DEPEND ON THE FREQUENCY OF THE CLOCK AND YOU CAN ADD MORE DINZ'S IF REQUIRED.

ONLY ONE LD B,00 IS REQUIRED AND IT IS AT THE START OF THE PROGRAM. AT THE COMPLETION OF A DJNZ OPERATION REGISTER B IS LEFT IN A ZERO STATE AND IS READY FOR THE NEXT DJNZ.

THE ACCUMULATOR IS LOADED WITH 06 IN THE PROGRAM BUT CAN BE LOADED WITH ANY VALUE FROM OI TO FF.

THE VALUE YOU CHOOSE WILL DEPEND UPON HOW THE DISPLAY IS WIRED & WHAT YOU WANT TO APPEAR. THE MICROCOMP (SEE INSIDE COVER OF THIS ISSUE) HAS THE FOLLOWING SEGMENT VALUES:



#### TO INCREMENT THE DISPLAY

THERE ARE TWO WAYS OF INCREMENTING THE DISPLAY. ONE IS BINARY INCREMENT. THE OTHER IS NUMERICAL INCREMENT.

BINARY INCREMENT IS THE SIMPLEST & WILL PRODUCE 128 DIFFERENT PATTERNS ON THE SCREEN. SOME OF THESE WILL NOT MAKE ANY SENSE BUT OTHERS WILL PRODUCE A LETTER OR NUMBER.


BEFORE WE CAN CONSIDER A BINARY INCREMENT PROGRAM WE MUST CONSIDER A PROBLEM CALLED DEBOUNCE. WE KNOW THAT SWITCHES MUST BE DEBOUNCED WHEN CONNECTED TO AN ELECTRONIC CIRCUIT - THE SAME APPLIES TO INPUT DEVICES CONNECTED TO A COMPUTER.

THE REASON IS THIS: PROGRAMS OPERATE AT SUCH A HIGH SPEED THAT THE PRESS OF A BUTTON MAY BE DETECTED MORE THAN ONCE DUE TO THE PROGRAM LOOPING VERY QUICKLY. THIS WILL GIVE AN INACCURATE COUNT.

TO PREVENT THIS FROM OCCURING WE MUST PRODUCE A PROGRAM CONTAINING 2 SMALL LOOPS. ONE DETECTS WHEN THE BUTTON IS PRESSED & THE OTHER DETECTS WHEN THE BUTTON IS NOT PRESSED.

THE MICRO LOOPS AROUND ONE OF THESE ACCORDING TO THE STATE OF THE BUTTON AND WHEN A COMPLETE CYCLE IS COMPLETED. THE DISPLAY INCREMENTS BY A COUNT-OF-ONE.

HERE IS THE PROGRAM TO ACHIEVE THIS: \*



THE ACCUMULATOR IS USED FOR 2 FUNCTIONS. IT OUTPUTS THE VALUE OF THE COUNT & LOOKS TO SEE IF THE SWITCH IS PRESSED THAT'S WHY WE NEED ANOTHER REGISTER TO HOLD THE VALUE OF THE COUNT.

THE SWITCH IS CONNECTED TO LINE 8 OF THE INPUT PORT (BIT 7)
AND THE PROGRAM LOOKS AT BIT 7 TO SEE IF IT IS SET OR RESET.

XTHIS PROGRAM HAS BEEN TAKEN FROM THE PROGRAMMED EPROM IN THE MICROCOMP COMPUTER DESIGNED BY TALKING ELECTRONICS FOR THE TEACHING OF MACHINE CODE PROGRAMMING.

# 0-9 COUNTER PROGRAM

BYTE TABLE AT 0080:

_ ← ∠D C.	OA	OE	OA	
	5,0080	11	00	08
I IN A CO	)1)	DB	01	d I
BIT 7.	A'	CB	7F	
I - JRZ		28	FA	and the same
INC DI		13		
1 LO A (	DE)	IA		
OUT (d		D3	02,	
I I - IN A (	٥١)	DB	01	
BIT 7.		CB	7F	
JRNZ		20	FA	
DEC C		00		
JR Z		28	E8	
LJR		18	E5	

3F = 0 06 = 1 5B = 2 4F = 3 66 = 4 6D = 5 7D = 6 07 = 7 7F = 8 67 = 9

- LD C, OA C IS THE BYTE COUNT REGISTER. THE BYTE TABLE CONTAINS TO BYTES. THIS IS OA IN HEXADECIMAL.
- LO DE,0080 THE POINTER REGISTER DE IS LOADED WITH THE START ADDRESS OF THE BYTE TABLE. THE LOW BYTE IS PLACED FIRST IN THE PROGRAM AND THE HIGH BYTE SECOND.
- IN A (01) THE SWITCH IS LOOKED AT AND IF IT IS NOT PUSHED, BIT 7. A THE PROGRAM LOOPS AROUND THE 3 INSTRUCTIONS!

  JR 2 IF THE BUTTON IS PUSHED, BIT 7 OF THE ACCUMULATOR WILL BE 11 & THE PROGRAM WILL ADVANCE TO THE NEXT INSTRUCTION.
- INC DE THE POINTER REGISTER PAIR WILL ADVANCE TO THE NEXT ADDRESS (EG: "06")
- LO A(DE) THE ACCUMULATOR IS LOADED WITH THE VALUE FOUND AT THE ADDRESS POINTED TO BY DE.
- OUT (02) A THE VALUE (EG "06") IS OUTPUTTED TO THE DISPLAY.
- IN A (01) THESE 3 INSTRUCTIONS FORM A LOOP WHICH IS BIT 7, A EXECUTED SO LONG AS THE BUTTON IS PRESSED TRNZ
- DECC THE BYTE-COUNT REGISTER IS DECREMENTED AND THE ZERO FLAG IS SET WHEN THE C'REGISTER BECOMES ZERO.
- JRZ. THE PROGRAMS JUMPS IF THE ZERO FLAG IS 'SET'.
- JR THIS IS AN UNCONDITIONAL JUMP WHICH IS EXECUTED FOR EACH LOOP OF THE PROGRAM EXCEPT WHEN THE END OF THE TABLE IS DETECTED.

END

#### 0-9 COUNTER

PRODUCING CHARACTERS SUCH AS 0,1,2,3 ETC ON A DISPLAY REQUIRES A TABLE. THE MICRO STEPS' THROUGH THIS TABLE AND WE RECOGNISE THIS AS COUNTING.

AS FAR AS THE MICRO IS CONCERNED IT IS "LOOKING THRU A TABLE"-IT DOESN'T RECOGNISE IT AS COUNTING.

THE VALUES COULD BE WRITTEN IN THE REVERSE DIRECTION OR "MIXED-UP & THE MICRO WILL STILL BE "LOOKING THRU A TABLE!"

WHEN WE PRODUCE A TABLE WE MUST TELL THE MICRO TWO THINGS: THESE ARE: THE START ADDRESS & HOW MANY BYTES IT CONTAINS.


THE STRUCTURE OF THIS 0-9 PROGRAM IS IDENTICAL TO THAT ON THE PREVIOUS PAGE EXCEPT THE INCREMENT FUNCTION IS HANDLED BY A POINTER REGISTER WHICH POINTS TO AN ADDRESS IN THE TABLE. THE VALUE AT THIS ADDRESS IS LOADED INTO THE ACCUMULATOR & DISPLAYED.

THIS IS HOW IT IS DONE! () REGISTER DE IS LOADED WITH 0080)

0080 3F

2 AT 0080 THE VALUE 3F TIS FOUND.

3 3F IS LOADED INTO THE ACCUMULATOR AND OUTPUT TO THE DISPLAY. THE RESULT IS 'O' ON THE DISPLAY.



THE PROGRAM MUST INCLUDE AN INSTRUCTION WHICH DETECTS THE END OF THE TABLE. THIS IS DONE BY LOADING A REGISTER WITH A VALUE & PROGRESSIVELY DECREMENTING IT UNTIL IT REACHES ZERO.

ZERO IS A VERY HANDY VALUE TO DETECT AS THERE ARE MACHINE CODE INSTRUCTIONS FOR THIS. WHEN THE REGISTER REACHES ZERO THE PROGRAM IS INSTRUCTED TO RE-START & THE REGISTER IS RE-LOADED.

THE POINTER REGISTER IS DE (IN OUR CASE) AND IT IS LOADED WITH THE STARTING ADDRESS OF THE TABLE. ON EACH PASS OF THE PROGRAM THIS REGISTER-PAIR LOOKS AT THE NEXT LOWER ADDRESS - UNTIL THE END OF THE TABLE.

CONT . . .

DINZ

10 dis

THIS IS A SPECIAL TWO BYTE INSTRUCTION USING THE B REGISTER. IT IS MAINLY USED TO PRODUCE A SHORT DELAY & OPERATES IN THE FOLLOWING MANNER:

- THE B REGISTER MUST BE PRE-LOADED WITH A START VALUE (00 FF)
- A JUMP RELATIVE VALUE MUST BE ASSIGNED TO THE SECOND BYTE.
- THE INSTRUCTION IS THEN ADDED TO THE PROGRAM.

THE MACHINE CODE VALUE FOR DUNZ IS 10"

THE DISPLACEMENT VALUE MUST BE A JUMP BACK SO THAT THE INSTRUCTION PRODUCES A LOOP. IT CAN RANGE FROM FE TO 80. ANY VALUES LOWER THAN THIS WILL PRODUCE A FORWARD JUMP & THE DANZ INSTRUCTION WILL NOT BE EXECUTED — APART FROM THE FACT THAT BYTES AFTER THE INSTRUCTION WILL BE JUMPED OVER!

A TYPICAL VALUE FOR THE DISPLACEMENT BYTE IS FE. THIS CAUSES THE PROCESSOR TO SUMP TO THE BEGINNING OF THE DUNZ INSTRUCTION & EXECUTE LOOPS UNTIL THE B REGISTER IS ZERO.

EG:

LD B, FF 06 FF LD A, 08 3E 08 OUT (02), A D3 02 OUNZ FE - 10 FE 7

THE PROGRAM WILL: LOAD B WITH A DECIMAL VALUE OF 255 (FF). LOAD THE ACCUMULATOR WITH 08. OUTPUT 08 TO PORT 2. CREATE A DELAY OF 255 LOOPS OF DECREMENTING THE B REGISTER.

THE DELAY IS CREATED BY THE NUMBER OF CLOCK CYCLES REQUIRED TO CARRY OUT EACH DUNZ INSTRUCTION. ONE LOOP OF DUNZ WILL TAKE 13 CLOCK CYCLES & WHEN MULTIPLIED BY 255, A DELAY OF 3315 CYCLES IS CREATED.

THE B REGISTER IS LEFT IN A ZERO STATE AT THE END OF THE LOOPING AND THIS IS IDEAL FOR THE NEXT TIME A DINZ INSTRUCTION IS REACHED

LOADING B WITH ZERO CREATES THE LONGEST DELAY POSSIBLE & CAN BE EXPLAINED AS FOLLOWS:

EACH TIME DJNZ IS EXECUTED, THE FIRST PART OF THE OPERATION IS TO DECREMENT THE B REGISTER. IF B IS 00, THE DECREMENT OPERATION CAUSES B TO GO TO FF! THE Z-80' DETECTS B IS NOT ZERO AND JUMPS BACK TO THE ADDRESS AS INSTRUCTED BY THE DISPLACEMENT BYTE. AND IT CONTINUES TO LOOP 256 TIMES!

DINZ'S CAN BE PLACED AFTER ONE ANOTHER TO CREATE LONGER DELAYS, THUS:

01NZ 10 FE 01NZ 10 FE 01NZ 10 FE IF B IS LOADED WITH 80 A SHORTER DELAY WILL BE CREATED THUS:

> 40 B 80 06 80 DJNZ FE TA 10 FE 7

IF MORE THAN ONE DUNZ IS USED DNLY THE FIRST DUNZ WILL BE SHORT AS REGISTER B WILL BE ZERO AT THE BEGINNING OF THE 2 NO & 3RD DINZ

ANOTHER WAY OF PRODUCING A LONGER DELAY IS TO JUMP BACK OVER A NUMBER OF PREVIOUS INSTRUCTIONS THUS:



IF YOU JUMP BACK TO-

40 B 00 **→** 06 00 3E 08 OUT (02) A 03 02 01NZ F8 10 F8 -

REGISTER B WILL BE CONSTANTLY RE-LOADED AT THE END OF EACH LOOP AND WILL NEVER DECREMENT TO ZERO & THE MICRO WILL NOT GET OUT OF THE LOOP!

WE HAVE SHOWN THE LONGEST DELAY IS 00. THE SHORTEST DELAY 15 01 - WHICH WILL PRODUCE ONLY ONE LOOP.

#### NESTED LOOP

ANESTED LOOP CAN BE CREATED WITH THE DJNZ INSTRUCTION & ANOTHER REGISTER, AS FOLLOWS:

40 300 LD C 20 DEC C JRNZI

THE FIRST TWO INSTRUCTIONS ARE CALLED "SET UP" & IT IS IMPORTANT NOT TO JUMP BACK TO THESE OTHERWISE THE LOOP(S) WILL NEVER BE DECREMENTED TO ZERO.

THE PROGRAM WILL PERFORM 256 LOOPS OF DECREMENTING B THEN ADVANCE TO "DEC C". IF C IS NOT ZERO THE PROGRAM WILL JUMP BACK TO DINZ. THUS IT WILL PERFORM 20H LOOPS OF DINZ.

[ 20H LOOPS = 32 LOOPS]. THIS PROGRAM IS A LOOP WITHIN A LOOP OR NESTED LOOP & IS VERY HANDY FOR PRODUCING LONG TIME OELAYS.

# Z80 Machine Codes 11

		·					
This table contains over 700 Machine Code instructions	BIT 5.A CB 6F BIT 5.B CB 68		F2 XX XX EA XX XX	LD HL.(ADDR) LD HL. dddd	2A XX XX 21 dd dd	RES 5.B CB AB RES 5.C CB A9	SET 1 (IY+dis) FD CB XX CE . SET 1,A CB CF
for the Z80. It has been compiled from	BIT 5.C CB 69 BIT 5.D CB 6A	JP P0,ADDR	E2 XX XX CA XX XX	LD I,A LD IX,(ADDR)	ED 47	RES 5,D CB AA	SET 1.B CB C8
Zilog Data sheets, SGS Data	BIT 5.E CB 6B	JR C.dis	38 XX	LD IX,dddd	DD 2A XX XX DD 21 dd dd	RES 5.H CB AC	SET 1.C CB C9 SET 1.D CB CA
books, ZBO Programming by P. Levison (now out of print)	BIT 5,H CB 6C BIT 5,L CB 6D	JR NC, dis	18 XX 30 XX	LD IY,(ADDR) LD IY,dddd	FD 2A XX XX FD 21 dd dd	RES 5.L CB AD RES 6,(HL) CB B6	SET 1,E CB CB SET 1,H CB CC
and Micro-Professor Pro- gramming Handbooks.	BIT 6.(HL) CB 76 BIT 6.(IX+dis) DD CB XX 76	JR Z dis	20 XX ?8 XX	LD L.(HL) LD L.(IX+dis)	DD 6E XX	RES 6.(IX+dis) DD CB XX B6 RES 6.(IY+dis) FD CB XX B6	SET 1 L CB CD
Two books to help with the interpretation of this table	BIT 6.(1X+dis) FD CB XX 76 BIT 6.A CB 77	LD (ADDR).A LD (ADDR).BC	32 XX XX	LD L.(IY+dis) LD L.A	FD 6E XX 6F	RES 6,A CB B7 RES 6,B CB B0	SET 2.(IX+dis) DD CB XX D6 SET 2.(IY+dis) FD CB XX D6
are: Z80 ASSEMBLY	BIT 6.B CB 70 BIT 6.C CB 71	LD (ADDR).DE	ED 53 XX XX	LD L,B	68	RES 6.C CB B1	SET 2.A CB D7
Leventhal. (Mc Graw Hill).	BIT 6.D CB 72	LD (ADDR).HL	ED 63 XX XX 22 XX XX	LD L,C LD L,D	69 6A	RES 6,D CB B2 RES 6,E CB B3	SET 2,B CB D0 SET 2,C CB D1
and PR8GRAMMING the Z80 by Rodnay Zaks. (Sybex).	BIT 6.E CB 73 BIT 6.H CB 74	LD (ADDR).IX LD (ADDR).IY	DD 22 XX XX FD 22 XX XX	LD L,dd LD L,E	2E dd 6B	RES 6.H CB B4 RES 6.L CB B5	SET 2,D CB D2 SET 2,E CB D3
ADC A.(HL) 8E	BIT 6.L CB 75 BIT 7.(HL) CB 7E	LD (BC) A	ED 73 XX XX 02	LD L.H LD L.L	6C 6D	RES 7,(HL) CB BE RES 7,(IX+dis) DD CB XX BE	SET 2,H C8 D4
ADC A.(IX+dis) DD BE XX ADC A.(IY+dis) FD 8E XX	BIT 7.(IX+dis) DD CB XX 7E BIT 7.(IY+dis) FD CB XX 7E	LD (DE).A	12 77	LD R,A LD SP,(ADDR)	ED 4F ED 7B XX XX	RES 7.(IY+dis) FD CB XX BE	
ADC A,A 8F ADC A,B 88	BIT 7.A CB 7F BIT 7.B CB 78	LD (HL).B	70 71	LD SP,dddd LD SP,HL	31 dd dd F9	RES 7,B CB B8	ISET 3.(IY+dis) FD CR XX DF
ADC A.C 89	BIT 7.C CB 79	LD (HL).D	72	LD SP.IX	DD F9	RES 7,D CB BA	SET 3.A CB DF SET 3.B CB D8
ADC A,D 8A ADC A,dd CE dd	BIT 7.F CB 7B	LD (HL).E	36 d <b>d</b> 73	LD SP,IY LDD	FD F9 ED A8	RES 7,E CB BB RES 7,H CB BC	SET 3,C CB D9 SET 3,D CB DA
ADC A,E 8B ADC A,H 8C	BIT 7.H CB 7C BIT 7.L CB 7D	LD (HL).L	7 <b>4</b> 7 <b>5</b>	LDDR LD!	ED BB ED AO	RES 7.L CB BD RET C9	SET 3,E CB DB SET 3,H CB DC
ADC A, L 8D ADC HL, BC ED 4A	CALL ADDR CD XX XX CALL C.ADDR DC XX XX	LD (IX+dis).B	DD 77 XX DD 70 XX	LDIR NEG	ED BO ED 44	RET C D8 RET M F8 ∰	SET 3.L CB DD SET 4.(HL) CB E6
ADC HL.DE FD 5A ADC HL.HL FD 6A	CALL M,ADDR FC XX XX CALL NC,ADDR D4 XX XX		DD 71 XX DD 72 XX	NOP OR (HL)	00 B6	RET NC DO H	SET 4.(IX+dis) DD CB XX E6 SET 4.(IY+dis) FD CB XX E6
ADC HL,SP ED 7A ADD A,(HL) 86	CALL NZ.ADDR C4 XX XX CALL P.ADDR F4 XX XX	LD (IX+dis).dd	DD 36 XX dd	OR (IX+dis) OR (IY+dis)	DD B6 XX FD B6 XX	RETP FO F	SET 4,A CB E7 SET 4,B CB E0
ADD A.IIX+dis) DD 86 XX	CALL PE ADDR EC XX XX CALL PD ADDR E4 XX XX	LD (IX+dis),H	DD 74 XX	OR A	B7	RET PO EO	SET 4,C CB E1
ADD A,(IY+dis) FD 86 XX ADD A,A B7 ADD A B 80	CALL Z.ADDR CC XX XX CCF 3F	LD (IY+dis),A	DD 75 XX FD 77 XX	OR B OR C	B0 B1	RET Z C8 W RET! ED 4D m RETN ED 45	SET 4,E CB E3
ADD A.C 81	CP (HL) BE CP (IX+dis) DD BE XX	LD (IY+dis),C	FD 70 XX FD 71 XX	OR D OR dd	B2 F6 dd	RL (HL) CB 16	SET 4,H CB E4 SET 5.(HL) CB EE
ADD A.D 82 ADD A.dd C6 dd	CP (IY+dis) FD BE XX	LD (IY+dis),dd	FD 72 XX FD 36 XX dd	OR E	B3 B4	RL (IX+dis) DD CB XX 16 RL (IY+dis) FD CB XX 16	SET 5 (IY+dis) FD CB XX EE
ADD A.E 83 ADD A.H 84	CP A BF CP B B8	LD (IY+dis),E LD (IY+dis),H	FD 73 XX FD 74 XX	OR L OTDR	B5 ED BB	RLA CB 17 RLB CB 10	SET 5,A CB EF SET 5,B CB E8
ADD A.L 85 ADD HL, BC 09	CP C B9° CP D BA	LD (IY+dis),L LD A,(ADDR)	FD 75 XX 3A XX XX	OTIR	ED B3 ED 79	RLC CB 11 RLD CB 12	SET 5,C CB E9 SET 5,D CB EA
ADD HL DE 19 ADD HL HL 29	CP dd FE dd CP E BB	LD A (BC)	OA AA AA	OUT (C),B	ED 41 ED 49	RLE CB 13 RLH CB 14	SET 5.E CB EB SET 5.H CB EC
ADD HLSP 39 ADD IX,BC DD 09	CPH BC CPL BD	LD A (HL)	7Ê DD 7E XX	OUT (C),B OUT (C),C OUT (C),D OUT (C),E OUT (C),H	ED 51 ED 59	RLL CB 15 RLA 17	SET 5,L CB ED SET 6,(HL) CB F6
ADD IX.DE DD 19	CPD ED A9 CPDR ED B9	LD A,(IY+dis)	FD 7E XX	OUT (C).H	ED 61	RLC (HL) CB 06	SET 6.(IX+dis) DD CB XX F6
ADD IX,SP DD 39.	CPI ED A1	LD A,B	7F 7B	OUI port, A	ED 69 D3 port	RLC (IX+dis) DD CB XX 06 RLC (IY+dis) FD CB XX 06	SET 6.A CB F7
ADD 1Y,BC FD 09 ADD 1Y,DE FD 19	CPIR ED B1 CPL 2F DAA 27	LD A,D	79 7A	OUTD OUTI	ED AB	RLC A CB 07 RLC B CB 00	SET 6,B CB F0 SET 6,C CB F1
ADD IY,IY FD 29 ADD IY,SP FD 39	DEC (HL) 35	LD A,E	3E dd 7B	POP AF POP BC	F1 C1	RLC C CB 01 RLC D CB 02	SET 6,D CB F2 SET 6,E CBF3
AND (HL) A6 AND (IX+dis) DD A6 XX	DEC (IX+dis) DD 35 XX DEC (IY+dis) FD 35 XX	LD A,H LD A,I	7C ED 57	POPDE POPHL	D1 E1	RLC E CB 03 RLC H CB 04	SET 6,H CB F4 SET 6,L CB F5
AND (IY+dis) FD A6 XX AND A A7	DEC A 3D DEC B 05	LD A,L	7D ED 5F	POPIX POPIY	DD E1 FD E1	RLC L CB 05 RLCA 07	SET 7.(HL) CB FE
AND B A0 AND C A1	DEC BC OB DEC C OD	LD B,(HL)	46 DD 46 XX	PUSH AF PUSH BC	F5 C5	RLD ED 6F RR (HL) CB 1E	SET 7 (IX+dis) DD CB XX FE SET 7 (IY+dis) FD CB XX FE SET 7 A CB FF
ANDD A2	DEC D 15 DEC DE 18	LD B.(IY+dis)	FD 46 XX	PUSH DE	D5	RR (IX+dis) DD CB XX 1E	SET 7.B CB FB
AND dd E6 dd AND E A3	DEC F 1D	LD B B	47 40	PUSH HL PUSH IX	DD E5	RRA CB 1F	SET 7.D CB FA
ANDH A4 ANDL A5	DEC HL 2B	LD B,D	41 42	PUSH IY RES O.(HL)	FD E5 CB 86	RR B CB 18 RR C CB 19	SET 7.E CB FB SET 7.H CB FC
BIT 0.(HL) CB 46 BIT 0.(IX+dis) DD CB XX 46	DEC IY FD 2B	LD B,E	06 dd 43	RES O.(IX+dis) RES O.(IY+dis)	DD CB XX B6	RR D CB 1A RR E CB 1B	SET 7.L CB FD SLA (HL) CB 26
BIT 0.(IY+dis) FD CB XX 46 BIT 0.A CB 47	DEC SP 3B		44 45	RES O.A RES O.B	CB B7 CB B0	RR H CB 1C RR L CB 1D	SLA (IX+dis) DD CB XX 26 SLA (IY+dis) FD CB XX 26
BIT 0,B CB 40 BIT 0,C CB 41	DI F3 DJNZ.dis 10 XX	LD BC,(ADDR)	ED 4B XX XX 01 dd dd	RES O.C RES O.D	CB B1 CB B2	RRA 1F RRC (HL) CB 0E	SLA A CB 27 SLA B CB 20
BIT 0,D CB 42 BIT 0,E CB 43	EI FB EX (SP), HL E3	LD C (HL)	4E DD 4E XX	RES O.E RES O.H	CB 83 CB 84	RRC (IX+dis) DD CB XX OE RRC (IY+dis) FD CB XX OE	SLAC CB 21
BIT 0.H CB 44	EX (SP).IX DD E3 EX (SP).IY FD E3	LD C (IY+dis)	FD 4E XX	RES O.L	CB 85	RRC A CB OF	SLA E CB 23
BIT 1.(HL) CB 4E	EX AF AF 08	LD C,B	48	RES 1.(HL) RES 1.(IX+dis)	CB 8E	RRC C CB 09	SLA H CB 24 SLA L CB 25
BIT 1.(IX+dis) DD CB XX 4E BIT 1.(IY+dis) FD CB XX 4E	EX DE.HL EB EXX D9	LD C,D	49 4A	RES 1 (IY+dis) RES 1,A	FD CB XX 8E CB 8F	RRC D CB OA RRC E CB OB	SRA (HL) CB 2E SRA (IX+dis) DD CB XX 2E
BIT 1.A CB 4F BIT 1.B CB 48	HALT 76 IM 0 ED 46	LD C,E	DE dd 4B	RES 1,B RES 1,C	CB B8 CB B9	RRC H CB OC RRC L CB OD	SRA (IY+dis) FD CB XX 2E SRA A CB 2F
BIT 1,C CB 49 BIT 1,D CB 4A	IM 1 ED 56 IM 2 ED 5E	LD C.L	4C 4D	RES 1.D RES 1,E	CB 8A CB 8B	RRCA OF RRD ED 67	SRA B CB 28 SRA C CB 29
BIT 1,E CB 4B BIT 1,H CB 4C	IN A.(C) ED 78 IN A.port DB XX	LD D.(HL) LD D.(IX+dis)	56 DD 56 XX	RES 1.H RES 1 L	CB 8C CB 8D	RST 00 C7 RST 08 CF	SRA D CB 2A SRA E CB 2B
BIT 1,L CB 4D BIT 2,(HL) CB 56	IN B.(C) ED 40 IN C.(C) ED 48	LD D,(IY+dis)	FD 56 XX 57	RES 2.(HL) RES 2.(IX+dis)	CB 96 DD CB XX 96	RST 10 D7 RST 18 DF	SRA H CB 2C SRA L CB 2D
BIT 2.(IX+dis) DD CB XX 56 BIT 2.(IY+dis) FD CB XX 56	IN D.(C) ED 50 IN E (C) ED 58	LD D,B	50 51	RES 2,(IY+dis) RES 2,A	FD CB XX 96 CB 97	RST 20 E7 RST 28 EF	SRL (HL) CB 3E
BIT 2,A CB 57 BIT 2,B CB 50	IN H.(C) ED 60	LD D,D	52 16 dd	RES 2.B	CB 90	RST 30 F7 RST 38 FF	SRL (IY+dis) FD CB XX 3E
BIT 2.C CB 51	IN L.(C) ED 6B INC (HL) 34	LD D,E	53	RES 2,C RES 2.D	CB 91 CB 92	SBC A,(HL) 9E	SRLB CB 38
BIT 2.D CB 52 BIT 2.E CB 53	INC (IX+dis) DD 34 XX IBC (IY+dis) FD 34 XX	LD D,L	54 55	RES 2,E RES 2,H	CB 93 CB 94	SBC A.(IX+dis) DD 9E XX SBC A.(IY+dis) FD 9E XX	SRL C CB 39 SRL D CB 3A
BIT 2.H CB 54 BIT 2.L CB 55	INC A 3C INC B 04	LD DE,dddd	ED 5B XX XX	RES 2.L RES 3.(HL)	CB 95 CB 9E	SBC A, B 9B	SRLE CB 3B SRLH CB 3C
BIT 3.(HL) CB 5E BIT 3.(IX+dis) DD CB XX 5E	INC BC 03 INC C 0C	LD E,(HL) { LD E,(IX+dis) {	5E DD 5E XX	RES 3,(IX+dis) RES 3,(IY+dis)	DD CB XX 9E FD CB XX 9E	SBC A,C 99 SBC A,D 9A	SRL L CB 3D SUB (HL) 96
BIT 3.(IY+dis) FD CB XX 5E BIT 3.A CB 5F	INC D 14 INC DE 13	LD E,(IY+dis) I	FD 5E XX	RES 3.A RES 3.B	CB 9F CB 98	SBC A,dd DE dd SBC A,E 9B	SUB (IX+dis) DD 96 XX SUB (IY+dis) FD 96 XX
BIT 3,B CB 58 BIT 3,C CB 59	INC E 1C INC H 24	LD E.B	5B 59	RES 3,C RES 3,D	CB 99 CB 9A	SBC A,H 9C SBC A,L 9D	SUB A 97 SUB B 90
BIT 3,D CB 5A BIT 3,E CB 5B	INC HL 23 INC IX DD 23	LD E,D	SA I É dd	RES 3,E RES 3,H	CB 9B CB 9C	SBC HL,BC ED 42 SBC HL,DE ED52	SUB C 91
BIT 3,H CB 5C	INC IY FD 23	LD E,E	5B	RES 3.L	CB 9D	SBC HL,HL ED 62	SUB dd D6 dd
BIT 3.L CB 5D BIT 4.(HL) CB 66	INC L 2C INC SP 33	LD E,L	5C 5D	RES 4,(HL) RES 4,(IX+dis)	CB A6 DD CB XX A6	SCF 37	SUB E 93 SUB H 94
BIT 4,(IX+dis) DD CB XX 66 BIT 4,(IY+dis) FD CB XX 66	IND ED AA INDR ED BA	LD H,(IX+dis) [	36 OD 66 XX	RES 4,(IY+dis)	FD CB XX A6 CB A7	SET 0.(HL) CB C6 SET 0.(IX+dis) DD CB XX C6	
BIT 4,A CB 67 BIT 4,B CB 60	INI ED A2 INIR ED B2	LD H.A	D 66 XX 57	RES 4,B RES 4,C	CB A0 CB A1	SET 0.(IY+dis) FD CB XX C6 SET 0.A CB C7	XOR (IX+dis) DD AE XX XOR (IY+dis) FD AE XX
BIT 4.C CB 61 BIT 4.D CB 62	JP (HL) E9 JP (HL) E9	LD H,B	50 51	RES 4,D RES 4,E	CB A2 CB A3	SET 0,B CB C0 SET 0.C CB C1	XOR A AF XOR B AB
BIT 4.E CB 63 · BIT 4.H CB 64	JP (IY) FD E9 JP ADDR C3 XX XX	LD H,D	32 26 dd	RES 4.H RES 4.L	CB A4 CB A5	SET 0,D CB C2 SET 0,E CB C3	XOR C A9 XOR D AA
BIT 4.L CB 65 BIT 5.(HL) CB 6E	JP C.ADDR DA XX XX JP M.ADDR FA XX XX	LD H,E	33 34	RES 5.(HL) RES 5.(IX+dis)	CB AE DD CB XX AE	SET O.H CB C4 SET O.L CB C5	XOR dd EE dd XOR E AB
BIT 5,(IX+dis) DD CB XX 6E	JP NC.ADDR D2 XX XX	LD H.L 6	35	RES 5.(IY+dis)	FD CB XX AE	SET 1.(HL) CB CE	XOR H AC
BIT 5,(IY+dis) FD CB XX 6E	JP NZ.ADDR C2 XX XX	LD HL.(ADDR)	ED 6B XX XX	RES 5.A	CB AF	SET 1.(IX+dis) DD CB XX CE	XOR L AD

### Machine Codes **Z80** FOR DISASSEMBLY DA DB DC DD DE DF

CB CB CB CB

GB 18 R B 18 R GB 19 R GB 18 R GB 19 R GB 18 R

SHEET 12

This is a	Z-80 M	ACH	IINE
CODE	disa	sse	mbly
table.	Use	it	in
	tion wi		
80 N	lachine	С	odes
	ed pr		
for the	creation	n of	your
own pr	ograms.		

68 69 6B 6C

8C 8D

9B 9C 9D 9E

B1 B2 B3 B4 B5 B6

B7 B8

These lists make pro gramming and dis-assembly easy. Fit them into a plastic sleeve and keep them handy

NOP LD BC, dddd
LD (BC), A
INC BC
INC BC
INC BC
INC BC
BC BC
LD B, dd
RLCA
EX AF, AF'
ADD HL, BC
LD A, (BC)
DEC B
C
INC C
DEC C
LD C, dd
RRCA
DJNIZ dis
LD DE, ddddd
LD (DE), A
INC D
DEC D LD D. dd
RLA
RLA
LD A.(DE)
DEC DE
HNC E
DEC E
DEC E
DEC G
LD E.dd
RRA
LD HL.dddd
LD LD HL.dddd 57 58 59 58 50 55 50 56 61

LD H.D LD H.E LD H.H LD H.H LD H.A LD L.G LD L.C LD L.C LD L.C LD L.C LD L.H LD (HL).E LD (HL).E LD (HL).L LD (HL).L HALI, A
LD (H L), A
LD A, B
LD A, C
LD A, C
LD A, C
LD A, E
LD A, H
LD A, H
LD A, H
LD A, C
ADD A, C
A SUBB IL
SUBB IL
SUBB IL
SUBB IA
SUBB I RET JP Z ADDR

\* CALL ZADDR
CALL ADDR
ADC A,dd
RST 08
RET NC
PDP DE
JP NC ADDR
DUT portA
CALL NC ADDR
PUSH DE
SUB dd
RST 10
RET C
EXX JP C ADDR
IN A.port
CALL C ADDR

\*
SBC A.dd
RST 18
RET PO
POP HL
DY POP HL
EX (SP) HL
CALL PO ADDR
PUSH HL
AND dd AND dd RST 20 RET PE JP (HL) JP PE ADDR EX DE HL CALL PE ADDR ★ XOR dd RST 28 RET P RETP POP AF JP P ADDR DI DI CALL P ADDR PUSH AF PUSH AF
OR dd
RST 30
RET M
LD SP.HL
JP M ADDR
EI
CALL M ADDR RR L RR (HL) RR A RR A SLA B SLA C SLA D SLA E SLA H SLA L SLA (HL) SLA A SLA A SRA B SRA C SRA D SRA E SRA H SRA L SRA (HL) SRA A SRL B SRL B SRL C SRL E SRL E SRL H SRL A BIT O, D BIT O, D BIT O, D BIT 0,D BIT 0,E BIT 0,H BIT 0,L BIT 0,(HL) BIT 1,B BIT 1,C BIT 1,C BIT 1,D BIT 1,E BIT 1,H BIT 1,L BIT 1,L BIT 1,A BIT 2,B BIT 2,C BIT 2,C BIT 2,E BIT 2,E BIT 2,H BIT 2,L BIT 2,(HL) BIT 2,A BIT 3,B BIT 3,C BIT 3,D

BIT 3,E BIT 3.H BIT 3.H BIT 3.(HL) BIT 3.(HL) BIT 4.B BIT 4.C BIT 4.E BIT 4,E BIT 4,H BIT 4,(HL) BIT 4.(HL) BIT 5.B BIT 5.B DATE OF THE PROPERTY OF THE PR 5,C 5,D 5,E 5,H BIT BIT BIT TO SAME BOUNT TO THE LILL BE BEST TO THE RESERVENCE OF THE LILL BEST TO SERVENCE OF THE LILL BEST TO THE LILL BEST TO THE RESERVENCE OF THE LILL BEST TO TH CB 77 CB 78 CB 79 DD 29 DD 2A DD 2B DD 34 CCB 99A
CCB 99 CB B1 CB B2 CB B3 CB B4 CB B5 CB B6 CB B7 CB B8 CB B9 CB B4 SET 1,E SET 1,H SET 1,L SET 1,HL) SET 1,A SET 2,B SET 2,C SET 2,D SET 2,E CB CD CB CE CB CF CB D0 CB D1 CB D2 CB D3

ED 478 BD 488 ED 498 ED 578 ED SET 6: LE
SET 7: LE
SET 8: DD 345
DD 346
DDD 336
DDD 339
DDD 446
DDD 566
DDD 566
DDD 666
DDD 771
DDD 772
DDD 773
DDD 774
DDD 775
DDD 775
DDD 775
DDD 775
DDD 775
DDD 776
DDD 776
DDD 776
DDD 776
DDD 777
DDD 777
DDD 776
DDD 777
DDD 776
DDD 777
DDD 777
DDD 776
DDD 777
DDD 777
DDD 778
DDD 778 FD 7E FD 86 FD 86
FD 96
FD 96
FD 86
FD 86
FD 87
FD 88
FD C8 XX 06
FD C8 XX 16
FD C8 XX 16
FD C8 XX 36
FD C8 XX 56
FD C8 XX 66
FD C8 XX 76
FD C8 XX 76 IN B.(C

IN C.(C) OUT (C).C ADC HL.BC ADC HL.BC LD BC.(ADDR) LD BC.(ADDR)
RETI
LD BC.(ADDR)
RETI
LD R.A
IN D.(C)
DUT (C) D
SBC HL.DE
LD (ADDR).DE
IM 1
IN E.(C)
OUT (C).E
ADC. HL.DE
LD DE.(ADDR)
IM 2
LD LD A.(C)
OUT (C).E
SBC HL.DE
SBC HL.DE
SBC HL.DE
SBC HL.HL
SBC HL.HL
SBC HL.HL
LD (ADDR).HL SBC HL, HL LD (ADDR), HL RRD IN L, (C) OUT (C), L ADC HL, HL LD HL, (ADDR), FLD (ADDR), SP IN A, (C) OUT (C), A ADC HL, SP LD (ADDR), LD LD (ADDR), LD LD (ADDR) LDI LDI
CPI
INI
INI
INI
INI
INI
IDD
CPPD
IND
OUTT
LDIR
CPPD
IND
OUTD
LDIR
CPIR
INIR
INIR
DTIR
LDDR
CPDR
INDR
OTDR
ADD IY,BE
LD IY,debd
LD IY,DE
LD IY,debd
LD IY,DE
LD IY,debd
LD IY,GE
LD IY,debd
LD IY,GE
LD IY,debd
LD IY,GE
LD IY,debd
LD IY,GE
LD IY, SET 0,(1Y SET 0,(1Y SET 1,(1Y SET 2,(1Y SET 3,(1Y SET 5,(1Y SET 6,(1Y SET 7,(1Y PDP 1Y

FD E5 FD E9 FD F9

SBC HLBC LD (ADDR),BC

NEG RETN IM 0

EX (SP) IY

JP (IY) LD SP IY

**Z80** 

# Machine Codes EXPLAINED Part 1

SHEET 13

A BR	IEF de	scription	for	each	Z-80	instruction:
------	--------	-----------	-----	------	------	--------------

A BRIEF description for each Z-80 instruction:				
ADC A,( ) .	The value of the byte pointed to by the address in ( ) plus the value of the carry flag, is added to the			
ADC A,B	accumulator. The value of the B register <b>plus the value of the carry</b>			
ADC HL,BC .	flag is added to the accumulator. The value of the register pair BC plus the value of the carry flag, is added to the HL register pair.			
ADD A,( ) . ADD A,B ADD HL,BC .	The byte at the address () is added to the accumulator. The value of the B register is added to the accumulator. The value of the BC register pair is added to the HL			
ADD IX,BC .	register pair. The value of the BC register pair is added to the index			
AND ( )	register. The value of the byte pointed to by the address in ( ) is			
AND A AND B	logically ANDed with the accumulator. The accumulator is ANDed with itself.			
BIT O,( )	The B register is <b>AND</b> ed with the accumulator. Bit 0 of the byte pointed to by the address in ( ) is			
BIT 0,A	tested and if found to be '0', the <b>ZERO FLAG</b> is set to '1'. Bit 0 of the A register is tested and if it is '1' the zero flag is set to '0'.			
CALL Addr CALL C	The program is diverted to a sub-routine. The CALL will only be performed if the carry flag in the			
Address CALL M	F register is '1'. The CALL will only be performed if the S flag (sign flag)			
Address CALL NC	is negative. The CALL will only be performed if the NON-CARRY			
Address CALL NZ	condition is present. i.e. carry flag '0'. The CALL will only be performed if a NON-ZERO			
Address CALL P	condition is satisfied. i.e. the zero flag is '0'. The CALL will only be performed if the sign flag in the F			
Address CALL PE	register is positive. i.e $S = 1$ . The CALL instruction will only be executed if the			
Address CALL PO	PARITY is EVEN. This means the P/V flag is SET (1). The CALL directive will only be executed if the PARITY			
Address CALL Z	is ODD. This means the P/V flag is reset (0). The CALL will only be executed if the zero flag is SET			
Address CCF	(1). Complements the CARRY FLAG - reverses the			
CP ( )	condition of the carry flag.  Compare the value of the byte pointed to by the address in ( ) with the accumulator.			
CP A CP B	The accumulator is compared with itself.  The value of the B register is compared with the			
CPD	accumulator. The contents of the memory location pointed to by the			
	HL register pair is subtracted from the accumulator and the result discarded. Both HL and BC are			
CPDR	decremented. As above but instruction will terminate when BC = 0 or			
CPI	A = (HL). The contents of the memory location pointed to by the HL register pair are compared with the contents of the			
	accumulator. HL is then incremented and BC decremented.			
CPIR	Compare the contents of the address pointed to by the HL register pair with the accumulator. HL is then incremented and BC decremented until BC =			
CPL	0. or if A = (HL).  Complement the accumulator. i.e. all 1's are changed			
DAA	to 0's etc.  Decimal Adjust the Accumulator. Produces one digit for the 4 least significant bits and one for the 4 most significant bits. The carry flag is set to '1' if an overflow			
DEC ( ) DEC A	occurs. Decrement the contents of a memory location by one. Decrement the contents of a CPU register by one.			
DI	. Disable a maskable interrupt signal.			
DUNZ	of register B is firstly decremented. If the result is NOT ZERO, a jump, determined by the value of the displacement byte, will take place. If the result is zero,			
El	the next instruction will be executed.  This one-byte instruction ENABLES the maskable interrupt function by setting the interrupt flip flops.			

X (SP)HL .	Deinter are explanated with the contents of the CDU
	Pointer are exchanged with the contents of the CPU register L. The contents of the H register are
	exchanged with the contents of the stack pointer plus
	one.
X AF, AF	The contents of the accumulator and status register
	are exchanged with the contents of the alternate
V DE 111	accumulator and status register
X DE,HL	Exchange the contents of DE and HL registers.
XX	Exchange the contents of the general purpose registers with corresponding alternate registers.
IALT	CPU suspends operation and executes NOP's. It
	maintains memory refresh logic.
MO	Sets interrupt mode 0.
	Program RESTARTS at 0038H when interrupted.
M 2	Sets interrupt mode 2.
N A,(C)	Data (from the input port specified by the contents of
NC (HL)	register C) is loaded into register A. The contents of a memory location are incremented by
(,	one.
NCA. HL	Increment register A (Or a register Pair e.g. BC DE etc.)
ND	Input from a port specified by the contents of register
	C. One byte of data is transferred to the memory
	location addressed by the contents of the HL register
	pair. The value in register B and HL will be decremented at the end of this instruction.
NDR	Same as IND except the instruction continues until
	register B reaches zero.
NI	Same as IND except the contents of HL register pair
NIO	are decremented at the conclusion of the instruction.
NIR	Same as INI except the instruction repeats until
IP (HL)	register B reaches zero.  Jump to the address contained in register pair HL.
P ADDR	See CALL instructions.
IP C,ADDR .	A conditional relative addressing jump. See CALL for
	meaning of C, NC, NZ & Z.
.D (ADDR).A	The contents of the accumulator are loaded into the
n (ANNO) PC	address contained within the ( ). The contents of C are loaded into the immediate
.D (ADDII) D.	address and B into the address plus one.
.D (BC),A	The contents of the accumulator are loaded into the
(==),	location pointed to by the contents of BC.
.D ( ),A	The contents of A are loaded into the memory location
IX + dis)	obtained by adding a displacement value to the
D A.(ADDR)	contents of the IX register.  Load the accumulator with the contents of the
.U A,(AUUII)	immediately specified memory address.
.D A,A	Load the data from one CPU register into another.
D A,dd	Load one byte of data into the CPU register specified.
.D BC,dd dd	Load 2 bytes of data into the CPU register pair
	specified. e.g. The first byte loads into C and the
.D A,I	second byte into B.  Load the accumulator with the contents of the
n,ı	Interrupt Vector register.
D A,R	Load the accumulator with the contents of the
_	Memory Refresh register.
.D I,A	Load the Interrupt vector register, from the
.D R,A	accumulator. Load the Memory Refresh register with the contents of
	the accumulator.
.DD	The contents of a memory location pointed to by the
	contents of the HL register pair are transferred to the
	location pointed to by the contents of the DE register
	pair. After the data has been transferred both HL and DE are decremented by one. Also the 'counter-
	DE are decremented by one. Also the 'counter- register' pair BC is decreased by one.
.DDR	Same as LDD except if contents of BC do not go to
	zero, the Program Counter will be decreased by a value
	of two and the instruction will be re-executed. The
	instruction will continue until the value in the register
nı.	pair BC goes to zero.
.DI	Same as LDD except register pairs HL and DE are increased by a count of one.
DIR	Same as LDDR except register pairs HL and DE are
	incremented by one after the data has been
	transferred.
	Į.

EX (SP)HL . The contents of the location addressed by the Stack

**Z80** 

# Machine Codes EXPLAINED Part 11

NEO			
MEU	Each bit in the accumulator is reversed sign. One's go to zero and zero's go to one. Then one is added to the	RLD	The 4 low-order bits of a memory location (pointed to by the contents of register pair in brackets) are
	result.		transferred to the 4 high-order bits of the same
NOP	. The NO OPERATION instruction. Only the Program		memory location. The 4 high-order bits are transferred
	Counter advances.		into the 4 low-order bits of the accumulator. The
UH ( )	The logic OR operation is performed between the		previous 4 low-order bits of the accumulator are
	accumulator and the contents of the memory location pointed to by the address in ( ).		transferred to the 4 low-order bits of the memory location specified above.
OR A.B.C etc	A logic OR operation is performed between the	RR ( )	. Rotate the contents of a memory location pointed to by
2.12	accumulator and a specified register.	( ,	the contents of the register in ( ) to the right, through
OTDR	Data from the memory location specified by the		the carry bit.
	contents of the HL register is outputted to a port as	KK A,B,C etc	Rotate the indicated register to the right through the
	specified by the contents of register C. The HL pointer has its value decremented after each transfer	RRA	carry bit.  Rotate the accumulator right, through the carry bit.
	operation. The value of register B is decremented and		Rotate the contents of a memory location pointed to by
	if the result is zero, the Program Counter register is set		the contents of the register in ( ) to the right but not
OTIR	back 2 units so that the instruction is re-executed. Same OTDR except that the HL pointer is incremented		through the carry bit. The C flag is set to the status of
011111	after each execution.	RRC A,B,etc	the register's least significant bit.  Rotate register to the right but not through the carry
OUT (C),A etc	The contents of A, B, C, D, etc are outputted to the port		bit.
	specified by the contents of register C.	RRCA	. A one-byte instruction for RRC A.
UUI port,A .	The contents of the accumulator is outputted to the	RRD	The 4 high-order bits of a memory location (pointed to
OUTD	port specified.  Data is outputted from memory location specified by		by the contents of register pair HL) are transferred to the 4 low-order bits of the same location. The 4 low-
	the contents of the HL register pair to the port		order bits are transferred to the 4 low-order bits of the
·	specified by the contents of register C. (contents of		accumulator. The previous 4 low-order bits of the
	register B will be decremented but no repeat operation		accumulator are transferred to the 4 high-order bits of
	will be performed.) HL register pair has its contents decremented after the conclusion of the operation.	RST OO	the memory location specified above. A special one-  . A special one-byte subroutine call directive called
OUTI	Same as OUTD except HL has its contents		RESTART.
DOD AC	incremented at the conclusion of the operation.		RST 00 will restart at page zero, location 00. i.e. 00 00
PUP AF	Two bytes are removed from the stack. The first byte is loaded into F and the second into A.	SEC A()	RST 08 will restart at location 08. i.e. 00 08 etc. Subtract the contents of memory pointed to by the
PUSH HL	. Two bytes are placed onto the stack. The contents of	SDU M,( ) .	contents of the register pair in ( ) and the carry flag
	the HIGH ORDER register are stored in the stack at		from the accumulator. Store the result in the
	the address of the stack pointer less one. The content	ODO A D	accumulator.
	of the LOW ORDER register are stored at the address of the stack pointer less two.	306 A,D	The contents of the B register and the carry flag (the C flag in the F register) are subtracted from the contents
RES D,{ }	RESET BIT 0, 1, 2, 3, 4, 5, 6, 7 to the logic ZERO	1	of the accumulator. The result is stored in the
	condition of the specified register.		accumulator
REI	The unconditional RETURN instruction Return from the sub-routine if the carry flag in the F	SCF	The carry flag (the C flag in the F register) is set to 1.  Bit 0, etc at the memory location pointed to by the
	register is true (1).	<b>SET 0</b> ,{ } .	contents of the register in ( ) is set to 1.
RET M	The instruction will only be performed if the S flag (sign	SET O,B	The indicated bit in the selected register is set to 1.
DET NO	flag) is negative.	SLA ( )	
nei au	The instruction will only be performed if the NON-CARRY condition is present. i.e. the CARRY FLAG is		memory location pointed to by the contents of the register in ( ) one bit to the left, resetting the least
	<b>'0</b> '.		significant bit to 0.
RET NZ	The instruction will only be performed if a NON-ZERO	SLA A,B,etc	Shift the contents of the specified register left one bit,
RFT P	condition is satisfied, i.e. the ZERO FLAG is '0'.  The instruction will only be performed if the sign flag in	CDA ( )	resetting the least significant bit to 0. SHIFT RIGHT ARITHMETIC. Shift the contents of a
	the F register is positive, i.e. S = 1.	SRA()	memory location pointed to by the contents of the
RET PE	The instruction will only be performed if the PARITY is		register in ( ) to the right. The high-order bit is not
DET DO	EVEN. This means the P/V flag is SET (1).	CDA A D	altered. Bit 0 is shifted into the carry bit.
MEI FU	The instruction will only performed if the PARITY is ODD. This means the P/V flag is reset (0).	SRA A,B,etc	Shift the contents of a register one bit to the right. High-order bit is unchanged. Bit 0 is shifted into the
RETZ	The instruction will only be performed if the ZERO flag		carry bit.
	is SET (1).	SRL()	SHIFT RIGHT LOGICAL. The contents of the memory
RETN	Return from INTERRUPT. Return from non-maskable INTERRUPT.		location pointed to by the contents of the register in ( )
RL( )	The content of the memory location contained in ( ) is		are shifted to the right. Bit 7 is reset to 0. Bit 0 is shifted into the carry bit.
	rotated to the left, through the carry bit.	SRL A,B,etc	The contents of the indicated register is shifted one bit
KL A,B,C,etc	The contents of the register is rotated one bit position		position to the right. Bit 7 is reset to 0. Bit 0 is shifted
RLA	to the left, through the carry bit. This is a one-byte instruction of <b>RL A</b> and rotates the	SUB()	into the carry bit. Subtract the contents of the memory location pointed
	contents of the accumulator one bit position to the left,	555 ( ) ( )	to by the contents of the register in ( ) from the
BIC ( )	through the carry bit.	OUD'S S-A-	accumulator.
MLG ( )	The contents of a memory location pointed to by the	SUB A,B,etc	
	contents of the location in ( ) is shifted one bit to the left but not through the carry. The C flag is set to the	SUB dd	accumulator. Subtract immediate data from the accumulator.
l	original status of the register's least significant bit.	XOR ( )	
RLC A,B,etc .	The contents of the indicated register is shifted one bit	•	by the contents of the register in ( ) with the
	position to the left. It does not shift through the carry bit but does set the C flag to the original status of the	XOR A,B,etc	accumulator.
	register's most significant bit.		Exclusive-OR the contents of the specified register with the accumulator.
RLCA	This is a one byte instruction of RLC A and operates as	XOR dd	Exclusive-OR the immediate data with the
	above.		accumulator.