

THE COMPUTER

THE PAGES WHICH FOLLOW ARE AN INTRODUCTION TO COMPUTERS. OUR AIM IS TO BREAK DOWN THE MYSTERY OF BITS, BYTES, PROCESSORS AND ALL THOSE TERMS RELATING TO THE 'MICRO' - INTO UNDERSTANDABLE FORM.


THE MICRO IS HERE TO STAY - SO WE HAVE TO LIVE WITH IT. AS ELECTRONICS ENTHUSIASTS, THIS WILL BE TO OUR ADVANTAGE AS IT OFFERS MORE SCOPE FOR DESIGNING THAN USING INDIVIDUAL CHIPS & HAS MUCH MORE FLEXIBILITY BECAUSE A MICRO SYSTEM PERFORMS ITS OPERATIONS VIA A PROGRAM.

CHANGE THE PROGRAM & YOU CHANGE THE OUTCOME.

MICRO'S COMBINE THE SKILL OF ELECTRONICS WITH THE ART OF PROGRAMMING & REQUIRES A NEW APPROACH TO PROJECT DESIGN.

THAT'S WHY WE NEED TO START AT THE BEGINNING.

HERE ARE SOME TERMS & A BLOCK DIAGRAM TO ACQUAINT YOU WITH THE 'MYSTERY' WE CALL THE MICRO.



THE ARROWS SHOW THE DIRECTION OF FLOW OF DATA.

WHAT A COMPUTER WILL DO....

A COMPUTER IS SIMILAR TO A BOOK. THE PAGES REPRESENT THE CHIPS & THE STORY IS EQUIVALENT TO THE PROGRAM.

JUST AS YOU CAN WRITE AN ENDLESS NUMBER OF STORIES, YOU CAN CREATE A PROGRAM TO SUIT ALMOST ANY SITUATION.


PROGRAMS ARE CONTAINED IN AN EPROM & THE LEVEL OF PERFORMANCE DEPENDS ON THE SKILL OF THE PROGRAMMER.

PROGRAMS CAN RANGE FROM A SIMPLE SEQUENCE TO STRATEGY CAPABLE OF PLAYING CHESS — AND WINNING!

IN FACT A COMPUTER WILL DO ALMOST ANYTHING. ANY PROJECT USING ABOUT 8 OR MORE IC'S CAN BE CONVERTED TO A MICRO DESIGN.

WE INTEND TO EXPLAIN BOTH THE SOFTWARE & HARDWARE SIDE OF CREATING A MICRO PROJECT & SHOW HOW TO GET IT ALL TOGETHER.

HERE ARE THE 3 STEPS:



YOU WILL GAIN A LOT BY READING THE ARTICLE ON THE TALKING ELECTRONICS COMPUTER 'TEC-1A' IN TE MAGAZINE, ISSUES 10 → , & THE MICROCOMP PROJECT IN ISSUES 13 → .

EVEN MORE WILL BE GAINED BY BUILDING ONE OR BOTH MODELS AS ALL OUR DISCUSSION WILL BE CENTRED AROUND THEM.

MULTIVIBRATOR CIRCUIT
PRODUCING A NEAR-PERFECT
SQUARE-WAVE

FREQUENCY
ADJUSTMENT
7KHZ - 35KHZ.

BUFFER TRANSISTOR
SQUARES-UP MULTIVIBRATOR
WAVEFORM TO PRODUCE A PERFECT
WAVEFORM.


PRE-PROGRAMMED
CHIP

GATING
TRANSISTOR
FOR OUTPUT
LATCH SEE
NEXT PAGES

THE CPU
THE
'CLEVER'
CHIP

OUTPUT
LATCH

2 7-SEGMENT
DISPLAYS
(NO DECIMAL
POINT)



GATING TRANSISTOR
FOR INPUT PORT
SEE NEXT PAGE

INPUT
SWITCHES

PULL-DOWN
RESISTORS
ON DATA BUS

DRIVER TRANSISTORS—
CONNECTS CATHODE
OF DISPLAY TO -VE
(SEE NEXT PAGE)

DIODES PREVENT ONE DATA
LINE INTERFERING WITH
ANOTHER WHEN DIP
SWITCHES ARE ON.


THE INPUT GATING TRANSISTOR

THE IN-OUT REQUEST LINE (\overline{IORQ}) OF THE Z-80 IS A SOFTWARE DRIVEN OUTPUT PIN. THIS MEANS IT IS ACTIVATED (GOES LOW) AS A RESULT OF A STATEMENT IN A PROGRAM, SUCH AS IN A(01), OUT (01) A [OR (02) (04) (08) ETC].

TO GET IT TO SELECT EITHER THE 'IN' FUNCTION OR 'OUT' FUNCTION WE MUST COMBINE \overline{IORQ} WITH ANOTHER LINE.

IN A SIMPLE CIRCUIT SUCH AS WE ARE DESCRIBING, WE HAVE CHOSEN THE FIRST ADDRESS LINE (A_0) FOR THE INPUT PORT & A_1 FOR THE OUTPUT PORT. THIS PRODUCES: IN A(01) OUT (02) A.

HOW THE CIRCUIT WORKS



THE VOLTAGE (AND CURRENT) TO DRIVE THE CIRCUIT COMES FROM LINE A_0

WHEN \overline{IORQ} IS LOW AND A_0 IS HIGH THE TRANSISTOR IS TURNED ON. THE VOLTAGE FOR DATA LINE D_0 COMES FROM A_0 VIA THE TRANSISTOR, SWITCH & DIODE TO D_0 .

R_1 SEPARATES \overline{IORQ} FROM THE BASE.

R_2 PREVENTS THE TRANSISTOR TURNING ON WHEN NOT BEING ACCESSED.

R_3 KEEPS THE COLLECTOR AT ZERO WHEN THE TRANSISTOR IS NOT TURNED ON.

R_4 PREVENTS THE DATA LINE FLOATING WHEN NO DATA IS PRESENT.

D_1 PREVENTS ONE DATA LINE UPSETTING THE OTHERS WHEN A SWITCH IS PRESSED & THE TRANSISTOR IS OFF.

WHEN THE TRANSISTOR IS NOT TURNED ON, THE 10K RESISTOR R_3 HOLDS THE SWITCH AT GROUND POTENTIAL & IT CAN ONLY DELIVER A LOW TO DATA LINE D_0

BUT D_1 BLOCKS THE LOW & THUS LOW'S DO NOT PASS D_1

THIS CIRCUIT ONLY COMES INTO OPERATION WHEN A STATEMENT SUCH AS IN A(01) IS BEING EXECUTED. IF THE SWITCH IS PRESSED, THE RESULT WILL BE A HIGH ON D_0 , IF NOT PRESSED, A LOW WILL BE REGISTERED.


THIS IS THE ONLY TIME WHEN THE SWITCH IS DETECTED. AT ALL OTHER TIMES A CLOSED SWITCH WILL PLACE A LOW ON THE DATA BUS OR MORE ACCURATELY - IT WILL PLACE NIL ON THE DATA BUS DUE TO DIODE D_1 .

THIS CAPABILITY (OF THE CIRCUIT) IS CALLED TRI-STATE (3 STATES)

THE OUTPUT GATING TRANSISTOR

THE OBJECT OF THE CIRCUIT IS TO GATE (COMBINE) A , & $\overline{10RQ}$ TO ACTIVATE THE OUTPUT LATCH.

THE CIRCUIT SITS WITH \overline{CP} LINE HIGH. IT PULSES LOW & ON THE RISING EDGE OF THE PULSE, DATA IS LATCHED INTO THE CHIP.



THIS IS THE SEQUENCE TO LATCH DATA INTO THE OUTPUT LATCH.

- ① THE Z-80 RECEIVES AN OUTPUT STATEMENT: OUT (02) A.
- ② THIS CAUSES THE DATA IN THE ACCUMULATOR TO APPEAR ON THE DATA BUS & ADDRESS LINE A₁ GOES HIGH.
- ③ A SHORT TIME LATER THE IORQ LINE GOES LOW.
- ④ THIS TURNS THE TRANSISTOR ON, PULLING THE CP LINE OF THE LATCH LOW.
- ⑤ THE DATA DOES NOT ENTER THE LATCH YET.
- ⑤ THE IORQ LINE GOES HIGH LATCHING DATA INTO THE LATCH & ON A DISPLAY ETC.
- ⑥ THE Z-80 ADVANCES TO THE NEXT STATEMENT IN THE PROGRAM.
- ⑦ THE DISPLAY REMAINS ILLUMINATED.

A SAMPLE PROGRAM:


LD A 00
OUT (02) A - LATCH OUTPUTS 00.
LD A 04
OUT (02) A - LATCH OUTPUTS 04
LD A 08
OUT (02) A - LATCH OUTPUTS 08
etc.

THE LATCH CHANGES FROM
OUTPUT 00 TO 04 ONLY
AFTER THE 'OUT' INSTRUCTION
HAS BEEN EXECUTED.

THE Z-80 CPU — HOW IT WORKS


THE Z-80 AS A BINARY DIVIDER !!

THE ADDRESS LINES ON A Z-80 TURN ON-OFF VERY SIMILAR TO A BINARY DIVIDER CHIP WHEN CONNECTED AS FOLLOWS:



WHEN ALL DATA LINES ARE LOW THE Z-80 EXECUTES NO-OPERATIONS — A COMMAND WHICH INCREMENTS THE VALUE ON THE ADDRESS LINES.

LEDs ON THE ADDRESS LINES TURN ON/OFF IN A SIMILAR MANNER TO THE OUTPUTS OF A BINARY COUNTER, SUCH AS A 4024, 4020 OR 4040.




A BINARY COUNTER

SUMMARY: DATA VALUE 00 CREATES NOP'S — NO-OPERATIONS IN WHICH THE Z-80 MERELY INCREMENTS THE VALUE OF THE ADDRESS BUS.

Z-80
[SOME LINES PULSE — WE ARE KEEPING THE DISCUSSION SIMPLE]

WHAT'S INSIDE THE Z-80?



ALL THE WORKS ARE
CONCENTRATED IN A
TINY CHIP IN THE
CENTRE OF THE IC.

THE SIZE OF THE
IC IS DICTATED BY
THE NUMBER OF PINS
& NOT THE COMPLEXITY
OF THE ELECTRONICS.

SINCE YOU CAN'T SEE
THE COMPONENTS IN THE Z-80
YOU WILL HAVE TO ACCEPT
WRITTEN EXPLANATIONS.

BASICALLY THE Z-80 CONSISTS OF A COMPUTER INSIDE A CHIP. IT HAS ITS OWN PROGRAMMED MEMORY, BUS LINES & SET OF COMMANDS WHICH IT RECOGNISES.

WE ARE GOING TO DEAL WITH ONE SMALL PORTION - CALLED THE SET OF REGISTERS. THESE ARE THE MAIN ITEMS WE ARE CONCERNED WITH. WHEN WE WRITE A PROGRAM FOR THE Z-80 WE ARE WRITING INSTRUCTIONS FOR THE REGISTERS.

A REGISTER IS SIMPLY A GROUP OF 8 FLIP-FLOPS. IT CAN BE DRAWN AS A SET OF 8 BOXES:




EACH CELL ACCEPTS A BINARY VALUE WHICH CAN ONLY BE 0 OR 1.

eg.



WHEN A CELL CONTAINS A '1' IT IS SET. WHEN IT CONTAINS A '0' IT IS RESET.

THE VALUE OF A CELL IS CALLED A BIT AND THESE ARE NUMBERED AS FOLLOWS:




BIT 7

BIT 0

IN THE EXAMPLE ABOVE: bit 0 = 1; bit 1 = 0; bit 2 = 0; bit 3 = 1; bit 4 = 1; bit 5 = 0; bit 6 = 0 & bit 7 = 1.


THERE ARE A NUMBER OF THINGS WE CAN DO TO THIS REGISTER & THIS IS WHAT MAKES THE MICROPROCESSOR SO DIFFERENT TO STORING BITS IN INDIVIDUAL FLIP-FLOP CHIPS.

THE Z-80 CPU



- THE Z-80 HAS 16 ADDRESS LINES & 8 DATA LINES
THEY ARE CALLED THE ADDRESS BUS & DATA BUS.
 - INFORMATION ENTERS THE Z-80 VIA THE DATA BUS & EMERGES VIA THIS BUS — IT IS A TWO-WAY BUS.
 - THE ADDRESS BUS IS A ONE-WAY BUS. THE Z-80 SENDS OUT ADDRESSES VIA THIS BUS TO MEMORY
 - MEMORY CAN BE EITHER RAM OR ROM.
RAM IS TEMPORARY STORAGE MEMORY
ROM IS PERMANENT STORAGE MEMORY.
 - ALL INFORMATION IS IN THE FORM OF HIGHS & LOWS.
 - DATA RANGES FROM 00000000 TO 11111111.
THIS GIVES 256 DIFFERENT COMBINATIONS.
 - THE Z-80 OPERATES ON BINARY 'BITS'.
A 'BIT' IS A DIGIT WHICH IS EITHER HIGH OR LOW.
4 BITS = ONE NIBBLE
8 BITS = ONE BYTE
-] THIS REFERS TO THE DATA BUS
- THE FIRST REQUEST SENT OUT BY A Z-80 ON START-UP IS SENT VIA ADDRESS 00000000.
THE FIRST PIECE OF DATA IT RECEIVES WILL BE INTERPRETED AS AN INSTRUCTION. DEPENDING ON THE FIRST INSTRUCTION, THE Z-80 MAY REQUEST ANOTHER ONE, TWO OR THREE BYTES TO COMPLETE THE COMMAND.
 - INFORMATION RECEIVED ON THE DATA BUS WILL BE INTERPRETED AS AN INSTRUCTION, DATA-VALUE OR JUMP VALUE etc DEPENDING ON WHERE IT IS, IN THE PROGRAM.
 - THE Z-80 WILL OPERATE ON A CLOCK FREQUENCY AS LOW AS 7KHz — UP TO A MAXIMUM OF 2.5 MHz. THE Z-80A WILL OPERATE UP TO 4 MHz.
 - THE LETTERS 'CPU' STAND FOR CENTRAL PROCESSING UNIT.

THE CPU REGISTER SET: FOR THE Z-80



MOST OF THE OPERATIONS ARE CARRIED OUT IN THE ACCUMULATOR. THIS IS BECAUSE THE ACCUMULATOR HAS A LOT OF FEATURES WHICH THE OTHER REGISTERS DO NOT HAVE.

ONCE AN OPERATION IS COMPLETE, THE RESULT(S) ARE TRANSFERRED TO MEMORY (RAM) OR TO OTHER REGISTERS.

THE B REGISTER HAS A SPECIAL DJNZ FEATURE IN WHICH IT IS AUTOMATICALLY DECREMENTED BY ONE EACH TIME A LOOP IS PERFORMED. THE PROGRAM ADVANCES WHEN B IS ZERO.

REGISTERS B & C CAN BE USED SEPARATELY OR AS A PAIR. THE SAME APPLIES TO D & E AND H, L.

REGISTER PAIR HL CAN BE REMEMBERED AS HIGH, LOW. H IS THE HIGH BYTE IN A PROGRAM AND L IS THE LOW BYTE. THIS ALSO APPLIES TO B, C. B IS THE HIGH BYTE & C IS THE LOW BYTE. ALSO D IS THE HIGH BYTE & E IS THE LOW BYTE.

THE ACCUMULATOR

MOST OF THE OPERATIONS IN A MICROPROCESSOR ARE CARRIED OUT IN THE ACCUMULATOR. THIS CONSISTS OF A SET OF 8 FLIP-FLOPS WITH A LOT OF SUPPORT CIRCUITRY, SO THAT THE FOLLOWING CAN BE PERFORMED: (OTHER REGISTERS CAN DO SOME OF THE FOLLOWING, BUT NOT ALL)

— ANY BIT CAN BE SET TO 1 OR RESET TO ZERO.

— ALL BITS CAN BE SET TO ZERO

— ALL BITS CAN BE SHIFTED ONE PLACE TO THE LEFT:



— ALL BITS CAN BE SHIFTED ONE PLACE TO THE RIGHT:



— ANY BIT CAN BE TESTED TO SEE IF IT IS A '1' OR '0'.

— THE VALUE OF THE REGISTER CAN BE INCREMENTED BY ONE.

— " " " " " " " DECREMENTED " "

— EACH '0' CAN BE CHANGED INTO A '1' & EACH '1' INTO A '0'.

— A VALUE CAN BE ADDED TO THE REGISTER

— A VALUE CAN BE SUBTRACTED FROM THE REGISTER

— AN 8-BIT BINARY VALUE CAN BE CONVERTED TO TWO 4-BIT BCD VALUES.

— A NUMBER OF CONDITIONAL CALLS OR JUMPS CAN BE PERFORMED; ONLY WHEN A CERTAIN CONDITION IS MET.
FOR EXAMPLE: CALL NZ, ADDRESS — THE CALL WILL ONLY BE PERFORMED IF THE RESULT OF THE PREVIOUS INSTRUCTION IS NOT ZERO.

— THE ACCUMULATOR CAN BE COMPARED TO A VALUE OF DATA, TO OTHER REGISTERS, OR TO A DATA VALUE IN MEMORY.

— THE ACCUMULATOR CAN BE SAVED BY AN OPERATION CALLED PUSH. THIS PLACES THE VALUE INTO A PRE-DETERMINED AREA OF MEMORY CALLED THE STACK.

— THE ACCUMULATOR CAN ALSO PERFORM LOGIC FUNCTIONS: AND, OR, NAND, NOR, EX-OR, EX-NOR.

THIS FORMS THE BASIS TO ALL PROGRAMS & WE WILL SHOW HOW EACH SENTENCE IS CONVERTED TO A MACHINE CODE INSTRUCTION WHICH THE PROCESSOR UNDERSTANDS.


THE Z-80 HOW IT WORKS

CONNECTING THE Z-80 TO AN EPROM.

WHEN THE Z-80 IS CONNECTED TO A CHIP CONTAINING A PROGRAM, SUCH AS AN EPROM, THE TWO WILL BE CAPABLE OF TALKING TO EACH OTHER AND THE PROGRAM WILL BE EXECUTED.

THIS MEANS THE OUTPUT (RESULT) OF THE PROGRAM WILL NOT BE AVAILABLE FOR US TO SEE. BUT AT THIS STAGE WE WANT TO SEE HOW THE TWO ARE CONNECTED TOGETHER.

THIS IS THE CIRCUIT :




TWO BUSES ARE REQUIRED BETWEEN Z-80 & EPROM. - AN ADDRESS BUS & A DATA BUS.

IN COMPUTERS, ALL LINE NUMBERING STARTS AT ZERO. THUS WE HAVE 'A₀' & 'D₀' AS THE FIRST LINES. THIS IS IN LINE WITH COUNTING, WHICH STARTS AT ZERO.

THE ADDRESS BUS (IN THE CONNECTION ABOVE) HAS 11 LINES & 8 LINES IN THE DATA BUS. 11 ADDRESS LINES WILL ADDRESS FROM 0000 TO 07FF. THIS IS 2K OF MEMORY AS WILL BE EXPLAINED LATER. [THE Z-80 HAS 16 ADDRESS LINES]


THE 2716 EPROM

THE DIAGRAM ON THE PREVIOUS PAGE CAN BE SIMPLIFIED BY DRAWING THE BUSES AS A PATHWAY:



THE EPROM MUST BE TURNED ON ONLY DURING THE TIME WHEN IT IS REQUIRED. THIS IS BECAUSE THE DATA & ADDRESS BUSES ARE REQUIRED BY OTHER CHIPS IN THE SYSTEM.

THIS MEANS ONE OR MORE LINES ARE NEEDED BETWEEN THE Z-80 & EPROM. THERE ARE TWO CONTROL LINES AND THEY ARE CALLED CHIP ENABLE & OUTPUT ENABLE. WHEN BOTH OF THESE LINES GO LOW THE VALUE ON THE ADDRESS BUS WILL CAUSE DATA TO BE OUTPUTTED BY THE EPROM ON THE DATA BUS.



TAKING \overline{OE} HIGH CAUSES THE OUTPUT LINES OF THE EPROM TO GO INTO A HIGH IMPEDANCE STATE. OUTPUT DATA IS SUPPLIED VERY QUICKLY AFTER \overline{OE} IS TAKEN LOW.

TAKING \overline{CE} HIGH SEE(2) CAUSES THE OUTPUT LINES TO GO INTO A HIGH IMPEDANCE STATE AND ALSO A 'POWER-DOWN' STATE. BUT WHEN \overline{CE} GOES LOW, THE EPROM TAKES CONSIDERABLY LONGER TO PROVIDE DATA ON THE OUTPUT PINS.


A HIGH IMPEDANCE STATE IS IDENTICAL TO SAYING 'TRI-STATE'; SO THAT THEY PUT NO LOAD ON THE BUSES.

THE Z-80 - HOW IT WORKS

LET US LOOK AT THE EXECUTION OF A SINGLE BYTE INSTRUCTION. — CALLED NO OPERATION.

THIS INSTRUCTION CAUSES THE PROGRAM COUNTER (INSIDE THE Z-80) TO INCREMENT. NOTHING ELSE IS AFFECTED.


THIS IS THE SEQUENCE OF EVENTS:




AN INSTRUCTION IS NOT CARRIED OUT DURING EACH CLOCK CYCLE. IT REQUIRES A NUMBER OF CLOCK CYCLES TO PERFORM AN INSTRUCTION. (BETWEEN 4 & 23) BECAUSE THE Z-80 HAS INTERNAL HOUSE KEEPING OPERATIONS TO PERFORM SO THAT THE INSTRUCTION CAN BE CARRIED OUT.

IT TAKES 4 CLOCK CYCLES TO PERFORM A NO OPERATION INSTRUCTION.

- ① THE VALUE IN THE PROGRAM COUNTER (0000) IS OUTPUTTED TO THE ADDRESS BUS:




- ② \overline{MREQ} LINE GOES LOW & TURNS ON THE EPROM.
- ③ THE EPROM RESPONDS BY SENDING THE DATA LOCATED AT 0000 TO THE Z-80:



- ④ THE Z-80 INTERPRETS 00000000 AS A SINGLE BYTE INSTRUCTION & CARRIES OUT THE TASK OF INCREASING (INCREMENTING) THE PROGRAM COUNTER TO ...001 (HEX) (0000000000000001 BINARY) THE \overline{MREQ} LINE GOES HIGH IMMEDIATELY THE COMPUTER HAS FINISHED READING THE VALUE.

BITS, NIBBLES & BYTES

IN AN 8-BIT MICROPROCESSOR SYSTEM (SUCH AS Z-80) 8 LINES OF INFORMATION IS PRESENTED TO THE PROCESSOR AT THE SAME TIME.




WE DESCRIBE THE POWER OF A PROCESSOR BY THE NUMBER OF LINES IT REQUIRES. BABY PROCESSORS USE 4 BITS, MOST SYSTEMS USE 8 BITS & LATEST PROCESSORS ARE 16 OR 32 BIT !!


BY TURNING ON COMBINATIONS OF LINES WE CAN GET 256 DIFFERENT VALUES. THE LOWEST VALUE IS 00000000. THE HIGHEST IS 11111111.

MICROPROCESSOR SYSTEMS OPERATE ON BINARY VALUES SUCH AS: 10111001, 00110111, 10001100 OR 01010110 ETC.

EACH BINARY DIGIT IS CALLED A BIT:



A GROUP OF 8 BITS IS CALLED A BYTE.
HALF A BYTE IS CALLED A NIBBLE.



COMPUTERS ACCEPT INFORMATION (DATA) ONE BYTE AT A TIME

WORDS THE SIZE OF A WORD DEPENDS ON THE SIZE OF A COMPUTER.

A 4 BIT MICRO OPERATES WITH 4-BIT WORDS

8 " " " " 8-BIT "

16 " " " " 16-BIT "

WRITING A PROGRAM


WHEN WRITING A MACHINE CODE PROGRAM THERE ARE 3 POINTS YOU MUST REMEMBER:

- ① EACH STEP MUST BE VERY SMALL. THE MICRO IS CAPABLE OF PERFORMING ONLY A VERY SIMPLE TASK AT ANY ONE TIME.
- ② EACH STEP MUST BE ABLE TO BE CONVERTED TO A MACHINE-CODE INSTRUCTION.
- ③ THE PROCESSOR WILL BE RUNNING ALL THE TIME & THUS PROGRAMS MUST BE EITHER A LOOP OR INCLUDE DELAYS TO SLOW DOWN THEIR EXECUTION RATE TO SUIT HUMAN INVOLVEMENT.

THIS IS THE SKILL IN WRITING A PROGRAM. TO CONVERT AN IDEA INTO A SERIES OF SMALL STEPS WHICH CAN BE EXECUTED BY A MICRO.

HERE IS A SIMPLE REQUIREMENT: TO TURN ON SEGMENTS OF A 7-SEGMENT DISPLAY VIA A SET OF INPUT SWITCHES.

THE PROGRAM WILL NEED TO BE A LOOP & THE MICRO WILL EXECUTE IT MANY TIMES PER SECOND.




THE SWITCHES ARE SCANNED & THEIR VALUE LOADED INTO THE ACCUMULATOR.

THE VALUE (IN THE ACCUMULATOR) IS OUTPUTTED TO THE 7-SEGMENT DISPLAY.

THE PROGRAM JUMPS TO THE BEGINNING & REPEATS THE SEQUENCE.

EACH INPUT SWITCH IS ^{IN-}DIRECTLY CONNECTED TO ONE OF THE FLIP-FLOPS OF THE ACCUMULATOR, VIA THE DATA BUS:



THEY ARE 'LOOKED AT' DURING THE 'IN' INSTRUCTION. WHEN THE 'OUT' INSTRUCTION IS EXECUTED THE VALUE IN EACH FLIPFLOP WILL BE PASSED TO THE SEGMENTS OF THE DISPLAY.


IF BIT 0 IS SET, SEGMENT 'a' WILL ILLUMINATE. THE SAME APPLIES TO BITS 1, 2, 3, 4, 5, 6 & 7. (BIT 7 ILLUMINATES THE DECIMAL POINT).

TO BLINK THE DISPLAY

WE CAN COMBINE OUR KNOWLEDGE OF **OUT & DJNZ** IN A PROGRAM WHICH BLINKS THE DISPLAY.

AIM: TO TURN THE DISPLAY ON & OFF.

THIS IS A LOOP PROGRAM WHICH OUTPUTS A VALUE TO A DISPLAY FOR A DELAY PERIOD AND THEN A ZERO VALUE FOR A DELAY PERIOD. THE PROGRAM THEN REPEATS.




THIS IS WHERE THE COMPUTER IS SPENDING TIME DOING "NOTHING" (EXCEPT DECREMENTING REGISTER B) WHILE THE DISPLAY REMAINS ILLUMINATED, (OR BLANK) SO THAT THE HUMAN EYE CAN DETECT THE 'BLINKING' EFFECT.

THE BLINK RATE WILL DEPEND ON THE FREQUENCY OF THE CLOCK AND YOU CAN ADD MORE DJNZ'S IF REQUIRED.

ONLY ONE LD B,00 IS REQUIRED AND IT IS AT THE START OF THE PROGRAM. AT THE COMPLETION OF A DJNZ OPERATION REGISTER B IS LEFT IN A ZERO STATE AND IS READY FOR THE NEXT DJNZ.

THE ACCUMULATOR IS LOADED WITH 06 IN THE PROGRAM BUT CAN BE LOADED WITH ANY VALUE FROM 01 TO FF.

THE VALUE YOU CHOOSE WILL DEPEND UPON HOW THE DISPLAY IS WIRED & WHAT YOU WANT TO APPEAR. THE MICROCOMP (SEE INSIDE COVER OF THIS ISSUE) HAS THE FOLLOWING SEGMENT VALUES:



YOU WILL NOTICE THE VALUES INCREASE ACCORDING TO THE LETTERING OF THE SEGMENTS & ARE EASY TO REMEMBER.

TO PRODUCE LETTERS OR NUMBERS ON THE DISPLAY THE HEX. VALUES ARE ADDED EG.

1 2 3 4 5 6 7 8 9 0
06 58 4F 66 60 70 07 7F 67 3F

TO INCREMENT THE DISPLAY

THERE ARE TWO WAYS OF INCREMENTING THE DISPLAY. ONE IS BINARY INCREMENT, THE OTHER IS NUMERICAL INCREMENT.

BINARY INCREMENT IS THE SIMPLEST & WILL PRODUCE 128 DIFFERENT PATTERNS ON THE SCREEN. SOME OF THESE WILL NOT MAKE ANY SENSE BUT OTHERS WILL PRODUCE A LETTER OR NUMBER.


BEFORE WE CAN CONSIDER A BINARY INCREMENT PROGRAM WE MUST CONSIDER A PROBLEM CALLED DEBOUNCE. WE KNOW THAT SWITCHES MUST BE DEBOUNCED WHEN CONNECTED TO AN ELECTRONIC CIRCUIT — THE SAME APPLIES TO INPUT DEVICES CONNECTED TO A COMPUTER.

THE REASON IS THIS: PROGRAMS OPERATE AT SUCH A HIGH SPEED THAT THE PRESS OF A BUTTON MAY BE DETECTED MORE THAN ONCE DUE TO THE PROGRAM LOOPING VERY QUICKLY. THIS WILL GIVE AN INACCURATE COUNT.

TO PREVENT THIS FROM OCCURRING WE MUST PRODUCE A PROGRAM CONTAINING 2 SMALL LOOPS. ONE DETECTS WHEN THE BUTTON IS PRESSED & THE OTHER DETECTS WHEN THE BUTTON IS NOT PRESSED.

THE MICRO LOOPS AROUND ONE OF THESE ACCORDING TO THE STATE OF THE BUTTON AND WHEN A COMPLETE CYCLE IS COMPLETED, THE DISPLAY INCREMENTS BY A COUNT-OF-ONE.

HERE IS THE PROGRAM TO ACHIEVE THIS:*




THE ACCUMULATOR IS USED FOR 2 FUNCTIONS. IT OUTPUTS THE VALUE OF THE COUNT & LOOKS TO SEE IF THE SWITCH IS PRESSED. THAT'S WHY WE NEED ANOTHER REGISTER TO HOLD THE VALUE OF THE COUNT.

THE SWITCH IS CONNECTED TO LINE 8 OF THE INPUT PORT (BIT 7) AND THE PROGRAM LOOKS AT BIT 7 TO SEE IF IT IS 'SET' OR 'RESET'.

*THIS PROGRAM HAS BEEN TAKEN FROM THE PROGRAMMED EPROM IN THE MICROCOMP COMPUTER—DESIGNED BY TALKING ELECTRONICS FOR THE TEACHING OF MACHINE CODE PROGRAMMING.

0-9 COUNTER PROGRAM



0E	0A
11	00 08
0B	01
CB	7F
28	FA
13	
1A	
D3	02
0B	01
CB	7F
20	FA
0D	
28	E8
18	E5

BYTE TABLE AT 0080:

3F	= 0
06	= 1
58	= 2
4F	= 3
66	= 4
6D	= 5
7D	= 6
07	= 7
7F	= 8
67	= 9

LD C, 0A C IS THE 'BYTE-COUNT' REGISTER. THE BYTE TABLE CONTAINS 10 BYTES. THIS IS 0A IN HEXADECIMAL.

LD DE, 0080 THE POINTER REGISTER DE IS LOADED WITH THE START ADDRESS OF THE BYTE TABLE. THE LOW BYTE IS PLACED FIRST IN THE PROGRAM AND THE HIGH BYTE SECOND.

IN A (01) THE SWITCH IS LOOKED AT AND IF IT IS NOT PUSHED, **BIT 7, A** THE PROGRAM LOOPS AROUND THE 3 INSTRUCTIONS. **JR Z** IF THE BUTTON IS PUSHED, BIT 7 OF THE ACCUMULATOR WILL BE '1' & THE PROGRAM WILL ADVANCE TO THE NEXT INSTRUCTION.

INC DE THE POINTER REGISTER PAIR WILL ADVANCE TO THE NEXT ADDRESS (EG: "06")

LD A (DE) THE ACCUMULATOR IS LOADED WITH THE VALUE FOUND AT THE ADDRESS POINTED TO BY DE.

OUT (02) A THE VALUE (EG "06") IS OUTPUTTED TO THE DISPLAY.

IN A (01) THESE 3 INSTRUCTIONS FORM A LOOP WHICH IS **BIT 7, A** EXECUTED SO LONG AS THE BUTTON IS PRESSED **JR NZ**

DEC C THE BYTE-COUNT REGISTER IS DECREMENTED AND THE ZERO FLAG IS SET WHEN THE 'C' REGISTER BECOMES ZERO.

JR Z. THE PROGRAMS JUMPS IF THE ZERO FLAG IS 'SET'.

JR THIS IS AN UNCONDITIONAL JUMP WHICH IS EXECUTED FOR EACH LOOP OF THE PROGRAM EXCEPT WHEN THE END OF THE TABLE IS DETECTED.

END

0-9 COUNTER

PRODUCING CHARACTERS SUCH AS 0, 1, 2, 3 ETC ON A DISPLAY REQUIRES A TABLE. THE MICRO STEPS THROUGH THIS TABLE AND WE RECOGNISE THIS AS COUNTING.

AS FAR AS THE MICRO IS CONCERNED IT IS "LOOKING THRU A TABLE" — IT DOESN'T RECOGNISE IT AS COUNTING.

THE VALUES COULD BE WRITTEN IN THE REVERSE DIRECTION OR MIXED-UP & THE MICRO WILL STILL BE "LOOKING THRU A TABLE!"

WHEN WE PRODUCE A TABLE WE MUST TELL THE MICRO TWO THINGS: THESE ARE: THE START ADDRESS & HOW MANY BYTES IT CONTAINS.


THE STRUCTURE OF THIS 0-9 PROGRAM IS IDENTICAL TO THAT ON THE PREVIOUS PAGE EXCEPT THE INCREMENT FUNCTION IS HANDLED BY A POINTER REGISTER WHICH POINTS TO AN ADDRESS IN THE TABLE. THE VALUE AT THIS ADDRESS IS LOADED INTO THE ACCUMULATOR & DISPLAYED.

THIS IS HOW IT IS DONE: ① REGISTER DE IS LOADED WITH 0080

0080 3F

② AT 0080, THE VALUE 3F IS FOUND.

③ 3F IS LOADED INTO THE ACCUMULATOR AND OUTPUT TO THE DISPLAY. THE RESULT IS '0' ON THE DISPLAY.



THE PROGRAM MUST INCLUDE AN INSTRUCTION WHICH DETECTS THE END OF THE TABLE. THIS IS DONE BY LOADING A REGISTER WITH A VALUE & PROGRESSIVELY DECREMENTING IT UNTIL IT REACHES ZERO.

ZERO IS A VERY HANDY VALUE TO DETECT AS THERE ARE MACHINE CODE INSTRUCTIONS FOR THIS. WHEN THE REGISTER REACHES ZERO THE PROGRAM IS INSTRUCTED TO RE-START & THE REGISTER IS RE-LOADED.

THE POINTER REGISTER IS DE (IN OUR CASE) AND IT IS LOADED WITH THE STARTING ADDRESS OF THE TABLE. ON EACH PASS OF THE PROGRAM THIS REGISTER-PAIR LOOKS AT THE NEXT LOWER ADDRESS — UNTIL THE END OF THE TABLE.

CONT.

DJNZ

10 dis

THIS IS A SPECIAL TWO BYTE INSTRUCTION USING THE B REGISTER. IT IS MAINLY USED TO PRODUCE A SHORT DELAY & OPERATES IN THE FOLLOWING MANNER:


- THE B REGISTER MUST BE PRE-LOADED WITH A START VALUE (00 - FF)
- A JUMP RELATIVE VALUE MUST BE ASSIGNED TO THE SECOND BYTE.
- THE INSTRUCTION IS THEN ADDED TO THE PROGRAM.

THE MACHINE CODE VALUE FOR DJNZ IS "10".

THE DISPLACEMENT VALUE MUST BE A "JUMP BACK" SO THAT THE INSTRUCTION PRODUCES A LOOP. IT CAN RANGE FROM FE TO 80. ANY VALUES LOWER THAN THIS WILL PRODUCE A FORWARD JUMP & THE DJNZ INSTRUCTION WILL NOT BE EXECUTED - APART FROM THE FACT THAT BYTES AFTER THE INSTRUCTION WILL BE JUMPED OVER!

A TYPICAL VALUE FOR THE DISPLACEMENT BYTE IS FE. THIS CAUSES THE PROCESSOR TO JUMP TO THE BEGINNING OF THE DJNZ INSTRUCTION & EXECUTE LOOPS UNTIL THE B REGISTER IS ZERO.

EG: LD B, FF 06 FF
 LD A, 08 3E 08
 OUT (02), A D3 02
 DJNZ FE 10 FE



THE PROGRAM WILL: LOAD B WITH A DECIMAL VALUE OF 255 (FF). LOAD THE ACCUMULATOR WITH 08. OUTPUT 08 TO PORT 2. CREATE A DELAY OF 255 LOOPS OF DECREMENTING THE B REGISTER.

THE DELAY IS CREATED BY THE NUMBER OF CLOCK CYCLES REQUIRED TO CARRY OUT EACH DJNZ INSTRUCTION. ONE LOOP OF DJNZ WILL TAKE 13 CLOCK CYCLES & WHEN MULTIPLIED BY 255, A DELAY OF 3315 CYCLES IS CREATED.

THE B REGISTER IS LEFT IN A ZERO STATE AT THE END OF THE LOOPING AND THIS IS IDEAL FOR THE NEXT TIME A DJNZ INSTRUCTION IS REACHED.

LOADING B WITH ZERO CREATES THE LONGEST DELAY POSSIBLE & CAN BE EXPLAINED AS FOLLOWS:

EACH TIME DJNZ IS EXECUTED, THE FIRST PART OF THE OPERATION IS TO DECREMENT THE B REGISTER. IF B IS 00, THE DECREMENT OPERATION CAUSES B TO GO TO FF! THE Z-80 DETECTS B IS NOT ZERO AND JUMPS BACK TO THE ADDRESS AS INSTRUCTED BY THE DISPLACEMENT BYTE. AND IT CONTINUES TO LOOP 256 TIMES!

DJNZ'S CAN BE PLACED AFTER ONE ANOTHER TO CREATE LONGER DELAYS, THUS:

```
DJNZ 10 FE
DJNZ 10 FE
DJNZ 10 FE
```

IF B IS LOADED WITH 80, A SHORTER DELAY WILL BE CREATED THUS:


```
LD B 80      06 80
DJNZ FE      10 FE
```



IF MORE THAN ONE DJNZ IS USED ONLY THE FIRST DJNZ WILL BE SHORT AS REGISTER B WILL BE ZERO AT THE BEGINNING OF THE 2ND & 3RD DJNZ.


ANOTHER WAY OF PRODUCING A LONGER DELAY IS TO JUMP BACK OVER A NUMBER OF PREVIOUS INSTRUCTIONS THUS:

```
LD B 00      06 00
LD A 08      3E 08
OUT (02)A    D3 02
DJNZ FA      10 FA
```



IF YOU JUMP BACK TO — THUS:

```
LD B, 00     06 00
LD A, 08     3E 08
OUT (02)A    D3 02
DJNZ F8      10 F8
```




REGISTER B WILL BE CONSTANTLY RE-LOADED AT THE END OF EACH LOOP AND WILL NEVER DECREMENT TO ZERO & THE MICRO WILL NOT GET OUT OF THE LOOP!

WE HAVE SHOWN THE LONGEST DELAY IS 00. THE SHORTEST DELAY IS 01 — WHICH WILL PRODUCE ONLY ONE LOOP.

NESTED LOOP

A NESTED LOOP CAN BE CREATED WITH THE DJNZ INSTRUCTION & ANOTHER REGISTER, AS FOLLOWS:

```
LD B 00      06 00
LD C 20      3E 20
DJNZ FE      10 FE
DEC C        33 00
JRNZ
```



THE FIRST TWO INSTRUCTIONS ARE CALLED "SET UP" & IT IS IMPORTANT NOT TO JUMP BACK TO THESE OTHERWISE THE LOOP(S) WILL NEVER BE DECREMENTED TO ZERO.

THE PROGRAM WILL PERFORM 256 LOOPS OF DECREMENTING B THEN ADVANCE TO "DEC C". IF C IS NOT ZERO THE PROGRAM WILL JUMP BACK TO DJNZ. THUS IT WILL PERFORM 20H LOOPS OF DJNZ. [20H LOOPS = 32 LOOPS]. THIS PROGRAM IS A LOOP WITHIN A LOOP OR NESTED LOOP & IS VERY HANDY FOR PRODUCING LONG TIME DELAYS.

Z80 Machine Codes

This table contains over 700 Machine Code instructions for the Z80. It has been compiled from Zilog Data sheets, SGS Data books, Z80 Programming by P. Levison (now out of print) and Micro-Professor Programming Handbooks. Two books to help with the interpretation of this table are: **Z80 ASSEMBLY LANGUAGE** by Lance A. Leventhal (Mc Graw Hill), and **PROGRAMMING THE Z80** by Rodney Zaks. (Sybex).

ADC A,(HL) 8E	BIT 5,A CB 6F	JP P,ADDR F2 XX XX	LD HL,(ADDR) 2A XX XX	RES 5,B CB AB	SET 1,(Y+dis) FD CB XX CE
ADC A,(IX+dis) DD BE XX	BIT 5,B CB 68	JP PE,ADDR EA XX XX	LD HL,dddd LD 1,A	RES 5,C CB A9	SET 1,A CB CF
ADC A,(IY+dis) FD BE XX	BIT 5,C CB 6A	JP PO,ADDR E2 XX XX	LD IX,(ADDR) DD 2A XX XX	RES 5,D CB AA	SET 1,B CB C8
ADC A,B 8F	BIT 5,D CB 6B	JP Z,ADDR CA XX XX	LD IX,dddd LD 1,X	RES 5,E CB AB	SET 1,C CB C9
ADC A,C 88	BIT 5,E CB 6C	JR dis 18 XX	LD IX,(ADDR) FD 2A XX XX	RES 5,H CB AC	SET 1,D CB CA
ADC A,D 89	BIT 5,F CB 6D	JR NC,dis 30 XX	LD IY,dddd LD 1,Y	RES 5,L CB AD	SET 1,E CB CB
ADC A,dd CE dd	BIT 6,(HL) CB 76	JR NZ,dis 20 XX	LD IY,dddd LD 1,L	RES 6,(HL) CB B6	SET 1,H CB CC
ADC A,E 8B	BIT 6,(IX+dis) DD CB XX 76	JR Z,dis 28 XX	LD L,(HL) LD 1,L	RES 6,(IX+dis) DD CB XX B6	SET 1,L CB CD
ADC A,H 8C	BIT 6,A CB 77	LD (ADDR),A 32 XX XX	LD L,(IX+dis) LD 1,I	RES 6,B CB B7	SET 2,(HL) CB D6
ADC A,L 8D	BIT 6,B CB 78	LD (ADDR),BC FD 43 XX XX	LD L,A LD 1,A	RES 6,C CB B8	SET 2,(IX+dis) DD CB XX D6
ADC HL,BC ED 4A	BIT 6,C CB 79	LD (ADDR),DE FD 53 XX XX	LD L,B LD 1,B	RES 6,D CB B9	SET 2,Y+dis FD CB XX D6
ADC HL,DE ED 5A	BIT 6,D CB 7A	LD (ADDR),HL FD 63 XX XX	LD L,C LD 1,C	RES 6,E CB BA	SET 2,B CB D7
ADC HL,HL FD 6A	BIT 6,E CB 7B	LD (ADDR),HL FD 22 XX XX	LD L,D LD 1,D	RES 6,H CB BB	SET 2,C CB D8
ADC HL,SP ED 7A	BIT 6,F CB 7C	LD (ADDR),IX DD 22 XX XX	LD L,dd LD 1,dd	RES 6,L CB BC	SET 2,D CB D9
ADD A,(HL) 86	BIT 6,H CB 74	LD (ADDR),IY DD 22 XX XX	LD L,E LD 1,E	RES 6,H CB BA	SET 2,E CB D3
ADD A,(IX+dis) DD 86 XX	BIT 6,L CB 75	LD (ADDR),SP ED 73 XX XX	LD L,H LD 1,H	RES 7,(HL) CB BE	SET 2,H CB D4
ADD A,(IY+dis) FD 86 XX	BIT 6,L CB 76	LD (BC),A 02	LD L,L LD 1,L	RES 7,(IX+dis) DD CB XX BE	SET 2,L CB D5
ADD A,B 87	BIT 7,(HL) CB 7E	LD (DE),A 12	LD R,A ED 4F	RES 7,A CB BF	SET 3,(HL) CB DE
ADD A,C 80	BIT 7,(IX+dis) DD CB XX 7E	LD (HL),A 7F	LD SP,(ADDR) ED 7B XX XX	RES 7,B CB 80	SET 3,(IX+dis) DD CB XX DE
ADD A,D 81	BIT 7,A CB 7F	LD (HL),B 70	LD SP,dddd 31 dd dd	RES 7,C CB 81	SET 3,Y+dis FD CB XX DE
ADD A,E 82	BIT 7,B CB 78	LD (HL),C 71	LD SP,IX FD 9F	RES 7,D CB 82	SET 3,B CB DF
ADD A,H 83	BIT 7,C CB 79	LD (HL),D 72	LD SP,IY FD 9F	RES 7,E CB 83	SET 3,C CB D0
ADD A,L 84	BIT 7,D CB 7A	LD (HL),dd 36 dd	LDD ED A8	RES 7,H CB 84	SET 3,D CB DA
ADD HL,BC 09	BIT 7,E CB 7B	LD (HL),E 73	LDDR ED BB	RES 7,L CB 8D	SET 3,E CB DB
ADD HL,DE 19	BIT 7,F CB 7C	LD (HL),H 74	LDI ED A0	RET C9	SET 3,H CB DC
ADD HL,HL 29	BIT 7,L CB 7D	LD (HL),L 75	LDI ED 80	RET M D8	SET 3,L CB DD
ADD HL,SP 39	CALL ADDR CD XX XX	LD (IX+dis),A DD 77 XX	NEG ED 44	RET NC D9	SET 4,(HL) CB E6
ADD IX,BC DD 09	CALL M,ADDR FC XX XX	LD (IX+dis),B DD 70 XX	NOP 00	RET NZ CO	SET 4,(IX+dis) DD CB XX E6
ADD IX,DE DD 19	CALL NC,ADDR D4 XX XX	LD (IX+dis),C DD 71 XX	OR (HL) B6	RET Z C0	SET 4,Y+dis FD CB XX E6
ADD IX,HL DD 29	CALL NZ,ADDR C4 XX XX	LD (IX+dis),dd DD 36 XX dd	OR (IX+dis) DD B6 XX	RET P CB	SET 4,A CB E7
ADD IX,SP DD 39	CALL P,ADDR F4 XX XX	LD (IX+dis),H DD 73 XX	OR (IY+dis) FD B6 XX	RET PE EB	SET 4,B CB E8
ADD IY,BC DD 09	CALL PE,ADDR EC XX XX	LD (IX+dis),L DD 75 XX	OR A B7	RET PO E0	SET 4,C CB E9
ADD IY,DE DD 19	CALL PD,ADDR E4 XX XX	LD (IY+dis),A DD 77 XX	OR B B0	RET Z C8	SET 4,D CB E2
ADD IY,HL DD 29	CALL Z,ADDR CC XX XX	LD (IY+dis),B DD 70 XX	OR C B1	RETI ED 4D	SET 4,E CB E3
ADD IY,SP DD 39	CP (HL) BE	LD (IY+dis),C DD 71 XX	OR dd F6 dd	RL (HL) CB 16	SET 4,H CB E4
AND (HL) A6	CP (IX+dis) DD BE XX	LD (IY+dis),D DD 72 XX	OR (IX+dis) DD B6 XX	RL (IX+dis) DD CB XX 16	SET 5,(HL) CB EE
AND (IX+dis) DD A6 XX	CP (IY+dis) FD BE XX	LD (IY+dis),dd DD 36 XX dd	OR H B4	RL (IY+dis) FD CB XX 16	SET 5,(IX+dis) DD CB XX EE
AND (IY+dis) FD A6 XX	CP A BF	LD (IY+dis),H DD 73 XX	OTDR ED BB	RLA CB 17	SET 5,A CB EF
AND A A7	CP B B8	LD (IY+dis),L DD 75 XX	OTIR ED B3	RLB CB 10	SET 5,B CB E8
AND B A0	CP C B9	LD (IY+dis),H DD 74 XX	OUT (C),A ED 79	RLC CB 11	SET 5,C CB E9
AND C A1	CP D BA	LD (IY+dis),L DD 77 XX	OUT (C),B ED 41	RLD CB 12	SET 5,D CB EA
AND D A2	CP dd FE dd	LD (IY+dis),H DD 75 XX	OUT (C),C ED 41	RLH CB 13	SET 5,E CB EB
AND dd E6 dd	CP E BC	LD (IY+dis),L DD 77 XX	OUT (C),D ED 41	RLH CB 14	SET 5,H CB EC
AND E A3	CP F BA	LD (IY+dis),H DD 74 XX	OUT (C),E ED 41	RLH CB 15	SET 5,L CB ED
AND H A4	CP L 8C	LD (IY+dis),L DD 75 XX	OUT (C),H ED 41	RLA 17	SET 5,(HL) CB EF
AND L A5	CPD ED A9	LD (IY+dis),H DD 73 XX	OUT (C),L ED 41	RLC (HL) CB 06	SET 6,(IX+dis) DD CB XX F6
BIT 0,(HL) CB 46	CPDR ED B9	LD (IY+dis),L DD 75 XX	OUT port,A D3 port	RLC (IX+dis) DD CB XX 06	SET 6,(IX+dis) DD CB XX F6
BIT 0,(IX+dis) DD CB XX 46	CPI ED A1	LD A,A 7F	OUTD ED A3	RLC (IY+dis) FD CB XX 06	SET 6,A CB F7
BIT 0,(IY+dis) FD CB XX 46	CPIR 2F	LD A,B 7B	OUTI ED A3	RLC B CB 00	SET 6,B CB F8
BIT 0,A CB 47	DAA 27	LD A,C 79	POP AF F1	RLC C CB 01	SET 6,C CB F9
BIT 0,B CB 40	DEC (HL) 35	LD A,d 7A	POP BC 01	RLC D CB 02	SET 6,D CB FA
BIT 0,C CB 41	DEC (IX+dis) DD 35 XX	LD A,E 7B	POP DE 01	RLC E CB 03	SET 6,E CB FB
BIT 0,D CB 42	DEC (IY+dis) FD 35 XX	LD A,H 7C	POP HL E1	RLC F CB 04	SET 6,F CB FC
BIT 0,E CB 43	DEC A 3D	LD A,I ED 57	POPH ED E1	RLC G CB 05	SET 6,G CB FD
BIT 0,F CB 44	DEC B 05	LD A,L 7D	POPIY FD E1	RLC H CB 06	SET 6,H CB FE
BIT 0,H CB 45	DEC BC 08	LD A,R ED 5F	PUSH AF F5	RLC I CB 07	SET 6,I CB FF
BIT 0,L CB 46	DEC C 0D	LD B,(HL) 46	PUSH BC D5	RLC J CB 08	SET 6,J CB 00
BIT 0,O CB 47	DEC D 15	LD B,(IX+dis) DD 46 XX	PUSH DE D5	RLC K CB 09	SET 6,K CB 01
BIT 0,O CB 48	DEC DE 1B	LD B,(IY+dis) FD 46 XX	PUSH HL E5	RLC L CB 0A	SET 6,L CB 02
BIT 0,H CB 49	DEC E 1A	LD B,B 47	PUSH IX E5	RLC M CB 0B	SET 6,M CB 03
BIT 0,L CB 4A	DEC F 25	LD B,C 41	PUSH IY FD E5	RLC N CB 0C	SET 6,N CB 04
BIT 1,(HL) CB 4E	DEC HL 2B	LD B,D 42	RES 0,(HL) CB 86	RLC O CB 0D	SET 6,O CB 05
BIT 1,(IX+dis) DD CB XX 4E	DEC IX DD 2B	LD B,dd 43 dd	RES 0,(IX+dis) DD CB XX B6	RLC P CB 0E	SET 6,P CB 06
BIT 1,(IY+dis) FD CB XX 4E	DEC L 2D	LD B,E 46	RES 0,(IY+dis) FD CB XX B6	RLC Q CB 0F	SET 6,Q CB 07
BIT 1,A CB 4F	DEC SP 3B	LD B,H 44	RES 0,A CB 80	RLC R CB 10	SET 6,R CB 08
BIT 1,B CB 40	DI 3F	LD B,L 45	RES 0,B CB 81	RLC S CB 11	SET 6,S CB 09
BIT 1,C CB 41	DIJNZ dis 10 XX	LD BC,(ADDR) ED 4B XX XX	RES 0,C CB 82	RLC T CB 12	SET 6,T CB 0A
BIT 1,D CB 42	EL FR	LD C,(HL) 4E	RES 0,D CB 83	RLC U CB 13	SET 6,U CB 0B
BIT 1,E CB 43	EX (SP),HL E3	LD C,(IX+dis) DD 4E XX	RES 0,E CB 84	RLC V CB 14	SET 6,V CB 0C
BIT 1,F CB 44	EX (SP),IX DD E3	LD C,(IY+dis) FD 4E XX	RES 0,F CB 85	RLC W CB 15	SET 6,W CB 0D
BIT 1,H CB 45	EX (SP),IY FD E3	LD C,A 4F	RES 0,G CB 86	RLC X CB 16	SET 6,X CB 0E
BIT 1,L CB 46	EX AF,AF 08	LD C,B 48	RES 1,(HL) DD CB XX 8E	RLC Y CB 17	SET 6,Y CB 0F
BIT 1,O CB 47	EX DE,HL 09	LD C,C 49	RES 1,(IX+dis) DD CB XX 8E	RLC Z CB 18	SET 6,Z CB 10
BIT 1,O CB 48	EXX 76	LD C,D 4A	RES 1,(IY+dis) FD CB XX 8E	RLC A CB 19	SET 6,A CB 11
BIT 1,A CB 49	HALT 76	LD C,dd DE dd	RES 1,A CB 8F	RLC B CB 20	SET 6,B CB 12
BIT 1,B CB 4A	IM 0 ED 46	LD C,E 4B	RES 1,B CB 88	RLC C CB 21	SET 6,C CB 13
BIT 1,C CB 4B	IM 1 ED 47	LD C,F 4C	RES 1,C CB 89	RLC D CB 22	SET 6,D CB 14
BIT 1,D CB 4C	IM 2 ED 48	LD C,G 4D	RES 1,D CB 8A	RLC E CB 23	SET 6,E CB 15
BIT 1,E CB 4D	IN A,(C) ED 78	LD C,H 4E	RES 1,E CB 8B	RLC F CB 24	SET 6,F CB 16
BIT 1,F CB 4E	IN A,port DB XX	LD C,I 4F	RES 1,H CB 8C	RLC G CB 25	SET 6,G CB 17
BIT 1,H CB 4F	IN B,(C) ED 40	LD C,L (HL) 56	RES 1,L CB 8D	RLC H CB 26	SET 6,H CB 18
BIT 2,(HL) CB 56	IN C,(C) ED 48	LD D,(IX+dis) DD 56 XX	RES 2,(HL) CB 8E	RLC I CB 27	SET 6,I CB 19
BIT 2,(IX+dis) DD CB XX 56	IN D,(C) ED 50	LD D,(IY+dis) FD 56 XX	RES 2,(IX+dis) DD CB XX 8E	RLC J CB 28	SET 6,J CB 20
BIT 2,(IY+dis) FD CB XX 56	IN E,(C) ED 58	LD D,A 57	RES 2,(IY+dis) FD CB XX 8E	RLC K CB 29	SET 6,K CB 21
BIT 2,A CB 57	IN H,(C) ED 60	LD D,B 51	RES 2,A CB 8F	RLC L CB 30	SET 6,L CB 22
BIT 2,B CB 58	IN L,(C) ED 68	LD D,C 52	RES 2,B CB 90	RLC M CB 31	SET 6,M CB 23
BIT 2,C CB 59	INC (HL) 34	LD D,D 53	RES 2,C CB 91	RLC N CB 32	SET 6,N CB 24
BIT 2,D CB 5A	INC (IX+dis) DD 34 XX	LD D,E 54	RES 2,D CB 92	RLC O CB 33	SET 6,O CB 25
BIT 2,E CB 5B	INC (IY+dis) FD 34 XX	LD D,H 55	RES 2,E CB 93	RLC P CB 34	SET 6,P CB 26
BIT 2,H CB 5C	INC A 3C	LD D,L 56	RES 2,H CB 94	RLC Q CB 35	SET 6,Q CB 27
BIT 2,L CB 5D	INC B 04	LD DE,(ADDR) ED 5B XX XX	RES 2,L CB 95	RLC R CB 36	SET 6,R CB 28
BIT 3,(HL) CB 5E	INC BC 03	LD E,dddd 11 dd dd	RES 3,(HL) CB 96	RLC S CB 37	SET 6,S CB 29
BIT 3,(IX+dis) DD CB XX 5E	INC C 0C	LD E,(HL) 5E	RES 3,(IX+dis) DD CB XX 96	RLC T CB 38	SET 6,T CB 30
BIT 3,(IY+dis) FD CB XX 5E	INC D 14	LD E,(IX+dis) DD 5E XX	RES 3,(IY+dis) FD CB XX 96	RLC U CB 39	SET 6,U CB 31
BIT 3,A CB 5F	INC DE 13	LD E,I 5F	RES 3,A CB 97	RLC V CB 40	SET 6,V CB 32
BIT 3,B CB 60	INC E 1C	LD E,B 58	RES 3,B CB 98	RLC W CB 41	SET 6,W CB 33
BIT 3,C CB 61	INC H 24	LD E,C 59	RES 3,C CB 99	RLC X CB 42	SET 6,X CB 34
BIT 3,D CB 62	INC HL 23	LD E,D 5A	RES 3,D CB 9A	RLC Y CB 43	SET 6,Y CB 35
BIT 3,E CB 63	INC IX DD 23	LD E,dd 1E dd	RES 3,E CB 9B	RLC Z CB 44	SET 6,Z CB 36
BIT 3,H CB 64	INC IY FD 23	LD E,E 5B	RES 3,H CB 9C	RLC A CB 45	SET 6,A CB 37
BIT 3,L CB 65	INC L 2C	LD E,F 5C	RES 3,L CB 9D	RLC B CB 46	SET 6,B CB 38
BIT 4,(HL) CB 66	INC SP 33	LD E,H 5D	RES 3,L (HL) CB 9E	RLC C CB 47	SET 6,C CB 39
BIT 4,(IX+dis) DD CB XX 66	IND ED AA	LD E,I 5E	RES 4,(HL) CB 9F	RLC D CB 48	SET 6,D CB 40
BIT 4,(IY+dis) FD CB XX 66	INDR ED BA	LD H,(HL) 66	RES 4,(IX+dis) DD CB XX A6	RLC E CB 49	SET 6,E CB 41
BIT 4,A CB 67	INI ED A2	LD H,(IX+dis) DD 66 XX	RES 4,(IY+dis) FD CB XX A6	RLC F CB 50	SET 6,F CB 42
BIT 4,B CB 68	INIR ED B2	LD H,I (IY+dis) FD 66 XX	RES 4,A CB A7	RLC G CB 51	SET 6,G CB 43
BIT 4,C CB 69	JP (HL) E9	LD H,A 67	RES 4,B CB A8	RLC H CB 52	SET 6,H CB 44
BIT 4,D CB 6A	JP (IX) DD E9	LD H,B 68	RES 4,C CB A9	RLC I CB 53	SET 6,I CB 45
BIT 4,E CB 6B	JP (IY) FD E9	LD H,C 69	RES 4,D CB AA	RLC J CB 54	SET 6,J CB 46
BIT 4,H CB 6C	JP ADDR C3 XX XX	LD H,D 6A	RES 4,E CB AB	RLC K CB 55	SET 6,K CB 47
BIT 4,L CB 6D	JP C,ADDR DA XX XX	LD H,E 6B	RES 4,H CB AC	RLC L CB 56	SET 6,L CB 48
BIT 5,(HL) CB 6E	JP M,ADDR FA XX XX	LD H,F 6C	RES 4,L (HL) CB AD	RLC M CB 57	SET 6,M CB 49
BIT 5,(IX+dis) DD CB XX 6E	JP NC,ADDR DD XX XX	LD H,H 6D	RES 5,(IX+dis) DD CB XX AE	RLC N CB 58	SET 6,N CB 50
BIT 5,(IY+dis) FD CB XX 6E	JP NZ,ADDR C2 XX XX	LD H,L 65	RES 5,(IY+dis) FD CB XX AE	RLC O CB 59	SET 6,O CB 51
		LD HL,(ADDR) ED 6B XX XX	RES 5,A CB AF	RLC P CB 60	SET 6,P CB 52

Z80

Machine Codes FOR DISASSEMBLY

SHEET

12

This is a Z-80 MACHINE CODE disassembly table. Use it in conjunction with the Z-80 Machine Codes presented previously, for the creation of your own programs.

These lists make programming and disassembly easy. Fit them into a plastic sleeve and keep them handy.

00	NOP	62	LD H,D	DA	JP C ADDR	CB 58	BIT 3,E	CB D4	SET 2,H	ED 47	LD I,A
01	LD BC,dddd	63	LD H,E	DB	IN A,port	CB 5C	BIT 3,H	CB D5	SET 2,L	ED 48	IN C,(C)
02	LD (BC),A	64	LD H,H	DC	CALL C ADDR	CB 5D	BIT 3,L	CB D6	SET 2,(HL)	ED 49	OUT (C),C
03	INC BC	65	LD H,L	DD	*	CB 5E	BIT 3,(HL)	CB D7	SET 2,A	ED 4A	ADC HL,BC
04	INC B	66	LD H,(HL)	DE	SBC A,dd	CB 5F	BIT 3,A	CB D8	SET 3,B	ED 4B	LD BC,(ADDR)
05	DEC B	67	LD L,H	DF	RST 18	CB 60	BIT 4,B	CB D9	SET 3,C	ED 4C	RET I
06	LD B,dd	68	LD L,B	E0	RET PO	CB 61	BIT 4,C	CB DA	SET 3,D	ED 4D	LD R,A
07	RLCA	69	LD L,C	E1	POP HL	CB 62	BIT 4,D	CB DB	SET 3,E	ED 4E	IN D,(C)
08	EX AF,A'	70	LD L,D	E2	JP PO ADDR	CB 63	BIT 4,E	CB DC	SET 3,H	ED 4F	OUT (C),D
09	ADD HL,BC	71	LD L,E	E3	EX (SP),HL	CB 64	BIT 4,H	CB DD	SET 3,L	ED 50	SBC HL,DE
0A	LD A,(BC)	72	LD L,H	E4	CALL PO ADDR	CB 65	BIT 4,L	CB DE	SET 3,(HL)	ED 51	LD (ADDR),DE
0B	DEC BC	73	LD L,(HL)	E5	PUSH HL	CB 66	BIT 4,(HL)	CB DF	SET 3,A	ED 52	IM 1
0C	INC C	74	LD L,A	E6	AND dd	CB 67	BIT 4,A	CB E0	SET 4,B	ED 53	LD A,I
0D	DEC C	75	LD L,B	E7	RST 20	CB 68	BIT 5,B	CB E1	SET 4,C	ED 54	IN E,(C)
0E	LD C,dd	76	LD L,C	E8	RET PE	CB 69	BIT 5,C	CB E2	SET 4,D	ED 55	OUT (C),E
0F	RRCA	77	LD L,D	E9	JP (HL)	CB 6A	BIT 5,D	CB E3	SET 4,E	ED 56	ADC HL,DE
10	DJNZ,dis	78	LD L,E	EA	JP PE ADDR	CB 6B	BIT 5,E	CB E4	SET 4,H	ED 57	LD DE,(ADDR)
11	LD DE,dddd	79	LD L,H	EB	EX DE,HL	CB 6C	BIT 5,H	CB E5	SET 4,L	ED 58	IM 2
12	LD (DE),A	80	LD L,(HL)	EC	CALL PE ADDR	CB 6D	BIT 5,L	CB E6	SET 4,(HL)	ED 59	LD A,R
13	INC DE	81	LD L,A	ED	*	CB 6E	BIT 5,(HL)	CB E7	SET 4,A	ED 5A	IN H,(C)
14	INC D	82	LD L,B	EE	XOR dd	CB 6F	BIT 5,A	CB E8	SET 5,B	ED 5B	OUT (C),H
15	DEC D	83	LD L,C	EF	RST 28	CB 70	BIT 6,B	CB E9	SET 5,C	ED 5C	SBC HL,HL
16	LD D,dd	84	LD L,D	F0	RET P	CB 71	BIT 6,C	CB EA	SET 5,D	ED 5D	LD (ADDR),HL
17	RLA	85	LD L,E	F1	POP AF	CB 72	BIT 6,D	CB EB	SET 5,E	ED 5E	RRO
18	JP dis	86	LD L,H	F2	JP P ADDR	CB 73	BIT 6,E	CB EC	SET 5,H	ED 5F	IN L,(C)
19	ADD HL,DE	87	LD L,(HL)	F3	DI	CB 74	BIT 6,H	CB ED	SET 5,L	ED 60	OUT (C),L
1A	LD A,(DE)	88	LD L,A	F4	CALL P ADDR	CB 75	BIT 6,L	CB EE	SET 5,(HL)	ED 61	ADC HL,HL
1B	DEC DE	89	LD L,B	F5	PUSH AF	CB 76	BIT 6,(HL)	CB EF	SET 5,A	ED 62	LD HL,(ADDR)
1C	INC E	90	LD L,C	F6	OR dd	CB 77	BIT 6,A	CB F0	SET 6,B	ED 63	RLO
1D	DEC E	91	LD L,D	F7	RST 30	CB 78	BIT 7,B	CB F1	SET 6,C	ED 64	SBC HL,SP
1E	LD E,dd	92	LD L,E	F8	RET M	CB 79	BIT 7,C	CB F2	SET 6,D	ED 65	LD (ADDR),SP
1F	RRR	93	LD L,H	F9	LD SP,HL	CB 7A	BIT 7,D	CB F3	SET 6,E	ED 66	IN A,(C)
20	LD NZ,dis	94	LD L,(HL)	FA	JP M ADDR	CB 7B	BIT 7,E	CB F4	SET 6,H	ED 67	OUT (C),A
21	LD (ADDR),HL	95	LD L,A	FB	EI	CB 7C	BIT 7,H	CB F5	SET 6,L	ED 68	ADC HL,SP
22	INC HL	96	LD L,B	FC	CALL M ADDR	CB 7D	BIT 7,L	CB F6	SET 6,(HL)	ED 69	LD SP,(ADDR)
23	INC H	97	LD L,C	FD	*	CB 7E	BIT 7,(HL)	CB F7	SET 6,A	ED 70	LDI
24	INC H	98	LD L,D	FE	CP dd	CB 7F	BIT 7,A	CB F8	SET 7,B	ED 71	CPI
25	DEC H	99	LD L,E	FF	RST 38	CB 80	RES 0,B	CB F9	SET 7,C	ED 72	INI
26	LD H,dd	100	LD L,H	CB 00	RLC B	CB 81	RES 0,C	CB FA	SET 7,D	ED 73	OUTI
27	DAA	101	LD L,(HL)	CB 01	RLC C	CB 82	RES 0,D	CB FB	SET 7,E	ED 74	LDD
28	JP Z,dis	102	LD L,A	CB 02	RLC D	CB 83	RES 0,E	CB FC	SET 7,H	ED 75	CPD
29	ADD HL,HL	103	LD L,B	CB 03	RLC E	CB 84	RES 0,H	CB FD	SET 7,L	ED 76	IND
2A	LD HL,(ADDR)	104	LD L,C	CB 04	RLC H	CB 85	RES 0,L	CB FE	SET 7,(HL)	ED 77	OUTD
2B	DEC HL	105	LD L,D	CB 05	RLC L	CB 86	RES 0,(HL)	CB FF	SET 7,A	ED 78	LDIR
2C	INC L	106	LD L,E	CB 06	RLC (HL)	CB 87	RES 0,A	DD 09	ADD IX,BC	ED 79	CPIR
2D	DEC L	107	LD L,H	CB 07	RLC A	CB 88	RES 1,B	DD 19	ADD IX,DE	ED 80	INIR
2E	LD L,dd	108	LD L,A	CB 08	RRR B	CB 89	RES 1,C	DD 21	LD IX,ddd	ED 81	DTIR
2F	CPL	109	LD L,B	CB 09	RRR C	CB 8A	RES 1,D	DD 22	LD (ADDR),IX	ED 82	LDDR
30	JP NC,dis	110	LD L,C	CB 0A	RRR D	CB 8B	RES 1,E	DD 23	INC IX	ED 83	CPDR
31	LD SP,ddd	111	LD L,D	CB 0B	RRR E	CB 8C	RES 1,H	DD 29	ADD IX,IX	ED 84	INDR
32	LD (ADDR),A	112	LD L,E	CB 0C	RRR H	CB 8D	RES 1,L	DD 2A	LD IX,(ADDR)	ED 85	OTDR
33	INC SP	113	LD L,H	CB 0D	RRR L	CB 8E	RES 1,(HL)	DD 2B	DEC IX	ED 86	ADD IX,BC
34	INC HL	114	LD L,(HL)	CB 0E	RRR (HL)	CB 8F	RES 1,A	DD 34	INC,(IX + dis)	ED 87	ADD IX,DE
35	DEC HL	115	LD L,A	CB 0F	RRR A	CB 90	RES 2,B	DD 35	DEC,(IX + dis)	ED 88	LD (ADDR),IX
36	LD (HL),dd	116	LD L,B	CB 10	RL B	CB 91	RES 2,C	DD 36	LD (IX + dis),dd	ED 89	INC IX
37	SCF	117	LD L,C	CB 11	RL C	CB 92	RES 2,D	DD 39	ADD IX,SP	ED 90	ADD IX,IX
38	JP C,dis	118	LD L,D	CB 12	RL D	CB 93	RES 2,E	DD 46	LD B,(IX + dis)	ED 91	LD D,(IX + dis)
39	ADD HL,SP	119	LD L,E	CB 13	RL E	CB 94	RES 2,H	DD 4E	LD C,(IX + dis)	ED 92	LD E,(IX + dis)
3A	LD A,(ADDR)	120	LD L,H	CB 14	RL H	CB 95	RES 2,L	DD 56	LD D,(IX + dis)	ED 93	LD H,(IX + dis)
3B	DEC SP	121	LD L,(HL)	CB 15	RL L	CB 96	RES 2,(HL)	DD 5E	LD E,(IX + dis)	ED 94	LD (IX + dis),B
3C	INC A	122	LD L,A	CB 16	RL (HL)	CB 97	RES 2,A	DD 66	LD H,(IX + dis)	ED 95	LD B,(IX + dis)
3D	DEC A	123	LD L,B	CB 17	RL A	CB 98	RES 3,B	DD 66	LD L,(IX + dis)	ED 96	LD C,(IX + dis)
3E	LD A,dd	124	LD L,C	CB 18	RR B	CB 99	RES 3,C	DD 70	LD (IX + dis),B	ED 97	LD D,(IX + dis)
3F	CCF	125	LD L,D	CB 19	RR C	CB 9A	RES 3,D	DD 71	LD (IX + dis),C	ED 98	LD E,(IX + dis)
40	LD B,B	126	LD L,E	CB 1A	RR D	CB 9B	RES 3,E	DD 72	LD (IX + dis),D	ED 99	LD H,(IX + dis)
41	LD B,C	127	LD L,H	CB 1B	RR E	CB 9C	RES 3,H	DD 73	LD (IX + dis),E	ED 100	LD L,(IX + dis)
42	LD B,D	128	LD L,(HL)	CB 1C	RR H	CB 9D	RES 3,L	DD 74	LD (IX + dis),H	ED 101	LD (IX + dis),A
43	LD B,E	129	LD L,A	CB 1D	RR L	CB 9E	RES 3,(HL)	DD 75	LD (IX + dis),L	ED 102	LD (IX + dis),B
44	LD B,H	130	LD L,B	CB 1E	RR (HL)	CB 9F	RES 3,A	DD 76	LD (IX + dis),A	ED 103	LD (IX + dis),C
45	LD B,L	131	LD L,C	CB 1F	RR A	CB 90	RES 4,B	DD 77	LD A,(IX + dis)	ED 104	LD (IX + dis),D
46	LD B,(HL)	132	LD L,D	CB 20	SRL B	CB A1	RES 4,C	DD 77	LD A,(IX + dis)	ED 105	LD (IX + dis),E
47	LD B,A	133	LD L,E	CB 21	SRL C	CB A2	RES 4,D	DD 86	ADD A,(IX + dis)	ED 106	LD (IX + dis),H
48	LD C,C	134	LD L,H	CB 22	SRL D	CB A3	RES 4,E	DD 8E	ADD A,(IX + dis)	ED 107	LD (IX + dis),L
49	LD C,D	135	LD L,(HL)	CB 23	SRL E	CB A4	RES 4,H	DD 96	SUB (IX + dis)	ED 108	LD (IX + dis),A
4A	LD C,E	136	LD L,A	CB 24	SRL H	CB A5	RES 4,L	DD 9E	SBC A,(IX + dis)	ED 109	LD (IX + dis),B
4B	LD C,H	137	LD L,B	CB 25	SRL L	CB A6	RES 4,(HL)	DD AE	XOR (IX + dis)	ED 110	LD (IX + dis),C
4C	LD C,L	138	LD L,C	CB 26	SRL (HL)	CB A7	RES 4,A	DD AE	XOR (IX + dis)	ED 111	LD (IX + dis),D
4D	LD C,(HL)	139	LD L,D	CB 27	SRL A	CB A8	RES 5,B	DD BE	CP (IX + dis)	ED 112	LD (IX + dis),E
4E	LD C,A	140	LD L,E	CB 28	SRA B	CB A9	RES 5,C	DD BE	CP (IX + dis)	ED 113	LD (IX + dis),H
4F	LD D,B	141	LD L,H	CB 29	SRA C	CB AA	RES 5,D	DD CB XX 06	RLC (IX + dis)	ED 114	LD (IX + dis),L
50	LD D,C	142	LD L,(HL)	CB 2A	SRA D	CB AB	RES 5,E	DD CB XX 0E	RRR (IX + dis)	ED 115	LD (IX + dis),A
51	LD D,D	143	LD L,A	CB 2B	SRA E	CB AC	RES 5,H	DD CB XX 1E	RR (IX + dis)	ED 116	LD (IX + dis),B
52	LD D,E	144	LD L,B	CB 2C	SRA H	CB AD	RES 5,L	DD CB XX 26	SLA (IX + dis)	ED 117	LD (IX + dis),C
53	LD D,H	145	LD L,C	CB 2D	SRA L	CB AE	RES 5,(HL)	DD CB XX 2E	SRA (IX + dis)	ED 118	LD (IX + dis),D
54	LD D,L	146	LD L,D	CB 2E	SRA (HL)	CB AF	RES 5,A	DD CB XX 3E	SRL (IX + dis)	ED 119	LD (IX + dis),E
55	LD D,(HL)	147	LD L,E	CB 2F	SRA A	CB B0	RES 6,B	DD CB XX 4E	SRL (IX + dis)	ED 120	LD (IX + dis),H
56	LD E,B	148	LD L,H	CB 30	SRL B	CB B1	RES 6,C	DD CB XX 56	BIT 1,(IX + dis)	ED 121	LD (IX + dis),L
57	LD E,C	149	LD L,(HL)	CB 31	SRL C	CB B2	RES 6,D	DD CB XX 56	BIT 2,(IX + dis)	ED 122	LD (IX + dis),A
58	LD E,D	150	LD L,A	CB 32	SRL D	CB B3	RES 6,E	DD CB XX 5E	BIT 3,(IX + dis)	ED 123	LD (IX + dis),B
59	LD E,E	151	LD L,B	CB 33	SRL E	CB B4	RES 6,H	DD CB XX 5E	BIT 4,(IX + dis)	ED 124	LD (IX + dis),C
5A	LD E,H	152	LD L,C	CB 34	SRL H	CB B5	RES 6,L	DD CB XX 6E	BIT 5,(IX + dis)	ED 125	LD (IX + dis),D
5B	LD E,L	153	LD L,D	CB 35	SRL L	CB B6	RES 6,(HL)	DD CB XX 76	BIT 6,(IX + dis)	ED 126	LD (IX + dis),E
5C	LD E,(HL)	154	LD L,E	CB 36	SRL (HL)	CB B7	RES 6,A	DD CB XX 7E	BIT 7,(IX + dis)	ED 127	LD (IX + dis),H
5D	LD E,A	155	LD L,H	CB 37	SRL A	CB B8	RES 7,B	DD CB XX 8E	RES 0,(IX + dis)	ED 128	LD (IX + dis),L
5E	LD E,B	156	LD L,(HL)	CB 38	BIT 1,B	CB B9	RES 7,C	DD CB XX 8E	RES 1,(IX + dis)	ED 129	LD (IX + dis),A
5F	LD E,C	157	LD L,A	CB 39	BIT 1,C	CB BA	RES 7,D	DD CB XX 96	RES 2,(IX + dis)	ED 130	LD (IX + dis),B
60	LD E,D	158	LD L,B	CB 40	BIT 1,D	CB BB	RES 7,E	DD CB XX 96	RES 3,(IX + dis)	ED 131	LD (IX + dis),C
61	LD E,E	159	LD L,C	CB 41	BIT 1,H						

A BRIEF description for each Z-80 instruction:

ADC A,() . The value of the byte pointed to by the address in () plus the value of the carry flag, is added to the accumulator.

ADC A,B . . . The value of the B register plus the value of the carry flag is added to the accumulator.

ADC HL,BC . . . The value of the register pair BC plus the value of the carry flag, is added to the HL register pair.

ADD A,() . . . The byte at the address () is added to the accumulator.

ADD A,B . . . The value of the B register is added to the accumulator.

ADD HL,BC . . . The value of the BC register pair is added to the HL register pair.

ADD IX,BC . . . The value of the BC register pair is added to the index register.

AND () . . . The value of the byte pointed to by the address in () is logically ANDed with the accumulator.

AND A . . . The accumulator is ANDed with itself.

AND B . . . The B register is ANDed with the accumulator.

BIT 0,() . . . Bit 0 of the byte pointed to by the address in () is tested and if found to be '0', the ZERO FLAG is set to '1'.

BIT 0,A . . . Bit 0 of the A register is tested and if it is '1' the zero flag is set to '0'.

CALL Addr . . . The program is diverted to a sub-routine.

CALL C . . . The CALL will only be performed if the carry flag in the F register is '1'.

CALL M . . . The CALL will only be performed if the S flag (sign flag) is negative.

CALL NC . . . The CALL will only be performed if the NON-CARRY condition is present, i.e. carry flag '0'.

CALL NZ . . . The CALL will only be performed if a NON-ZERO condition is satisfied, i.e. the zero flag is '0'.

CALL P . . . The CALL will only be performed if the sign flag in the F register is positive, i.e. S = 1.

CALL PE . . . The CALL instruction will only be executed if the PARITY is EVEN. This means the P/V flag is SET (1).

CALL PO . . . The CALL directive will only be executed if the PARITY is ODD. This means the P/V flag is reset (0).

CALL Z . . . The CALL will only be executed if the zero flag is SET (1).

CCF Complements the CARRY FLAG - reverses the condition of the carry flag.

CP () Compare the value of the byte pointed to by the address in () with the accumulator.

CP A The accumulator is compared with itself.

CP B The value of the B register is compared with the accumulator.

CPD The contents of the memory location pointed to by the HL register pair is subtracted from the accumulator and the result discarded. Both HL and BC are decremented.

CPDR As above but instruction will terminate when BC = 0 or A = (HL).

CPI The contents of the memory location pointed to by the HL register pair are compared with the contents of the accumulator. HL is then incremented and BC decremented.

CPIR Compare the contents of the address pointed to by the HL register pair with the accumulator. HL is then incremented and BC decremented until BC = 0, or if A = (HL).

CPL Complement the accumulator, i.e. all 1's are changed to 0's etc.

DAA Decimal Adjust the Accumulator. Produces one digit for the 4 least significant bits and one for the 4 most significant bits. The carry flag is set to '1' if an overflow occurs.

DEC () Decrement the contents of a memory location by one.

DEC A Decrement the contents of a CPU register by one.

DI Disable a maskable interrupt signal.

DJNZ A conditional relative addressing jump. The contents of register B is firstly decremented. If the result is NOT ZERO, a jump, determined by the value of the displacement byte, will take place. If the result is zero, the next instruction will be executed.

EI This one-byte instruction ENABLES the maskable interrupt function by setting the interrupt flip flops.

EX (SP)HL . . . The contents of the location addressed by the Stack Pointer are exchanged with the contents of the CPU register L. The contents of the H register are exchanged with the contents of the stack pointer plus one.

EX AF,AF' . . . The contents of the accumulator and status register are exchanged with the contents of the alternate accumulator and status register.

EX DE,HL . . . Exchange the contents of DE and HL registers.

EXX Exchange the contents of the general purpose registers with corresponding alternate registers.

HALT CPU suspends operation and executes NOP's. It maintains memory refresh logic.

IM 0 Sets interrupt mode 0.

IM 1 Program RESTARTS at 0038H when interrupted.

IM 2 Sets interrupt mode 2.

IN A,(C) . . . Data (from the input port specified by the contents of register C) is loaded into register A.

INC (HL) . . . The contents of a memory location are incremented by one.

INC A Increment register A (Or a register Pair e.g. BC DE etc.)

IND Input from a port specified by the contents of register C. One byte of data is transferred to the memory location addressed by the contents of the HL register pair. The value in register B and HL will be decremented at the end of this instruction.

INDR Same as IND except the instruction continues until register B reaches zero.

INI Same as IND except the contents of HL register pair are decremented at the conclusion of the instruction.

INIR Same as INI except the instruction repeats until register B reaches zero.

JP (HL) Jump to the address contained in register pair HL.

JP ADDR See CALL instructions.

JP C,ADDR . . . A conditional relative addressing jump. See CALL for meaning of C, NC, NZ & Z.

JP M,ADDR . . . The contents of the accumulator are loaded into the address contained within the ().

LD (ADDR),A . . . The contents of A are loaded into the immediate address and B into the address plus one.

LD (BC),A . . . The contents of the accumulator are loaded into the location pointed to by the contents of BC.

LD (),A The contents of A are loaded into the memory location obtained by adding a displacement value to the contents of the IX register.

LD A,(ADDR) . . . Load the accumulator with the contents of the immediately specified memory address.

LD A,A Load the data from one CPU register into another.

LD A,dd Load one byte of data into the CPU register specified.

LD BC,dd dd . . . Load 2 bytes of data into the CPU register pair specified, e.g. The first byte loads into C and the second byte into B.

LD A,I Load the accumulator with the contents of the Interrupt Vector register.

LD A,R Load the accumulator with the contents of the Memory Refresh register.

LD I,A Load the Interrupt vector register, from the accumulator.

LD R,A Load the Memory Refresh register with the contents of the accumulator.

LDD The contents of a memory location pointed to by the contents of the HL register pair are transferred to the location pointed to by the contents of the DE register pair. After the data has been transferred both HL and DE are decremented by one. Also the 'counter-register' pair BC is decreased by one.

LDDR Same as LDD except if contents of BC do not go to zero, the Program Counter will be decreased by a value of two and the instruction will be re-executed. The instruction will continue until the value in the register pair BC goes to zero.

LDI Same as LDD except register pairs HL and DE are increased by a count of one.

LDIR Same as LDDR except register pairs HL and DE are incremented by one after the data has been transferred.

Z80

Machine Codes

EXPLAINED Part II

NEG Each bit in the accumulator is reversed sign. One's go to zero and zero's go to one. Then one is added to the result.

NOP The NO OPERATION instruction. Only the Program Counter advances.

OR () The logic OR operation is performed between the accumulator and the contents of the memory location pointed to by the address in ().

OR A,B,C etc A logic OR operation is performed between the accumulator and a specified register.

OTDR Data from the memory location specified by the contents of the HL register is outputted to a port as specified by the contents of register C. The HL pointer has its value decremented after each transfer operation. The value of register B is decremented and if the result is zero, the Program Counter register is set back 2 units so that the instruction is re-executed.

OTIR Same OTDR except that the HL pointer is incremented after each execution.

OUT (C),A etc The contents of A, B, C, D, etc are outputted to the port specified by the contents of register C.

OUT port,A The contents of the accumulator is outputted to the port specified.

OUTD Data is outputted from memory location specified by the contents of the HL register pair to the port specified by the contents of register C. (contents of register B will be decremented but no repeat operation will be performed.) HL register pair has its contents decremented after the conclusion of the operation.

OUTI Same as OUTD except HL has its contents incremented at the conclusion of the operation.

POP AF Two bytes are removed from the stack. The first byte is loaded into F and the second into A.

PUSH HL Two bytes are placed onto the stack. The contents of the HIGH ORDER register are stored in the stack at the address of the stack pointer less one. The content of the LOW ORDER register are stored at the address of the stack pointer less two.

RES D,() RESET BIT 0, 1, 2, 3, 4, 5, 6, 7 to the logic ZERO condition of the specified register.

RET The unconditional RETURN instruction

RET C Return from the sub-routine if the carry flag in the F register is true (1).

RET M The instruction will only be performed if the S flag (sign flag) is negative.

RET NC The instruction will only be performed if the NON-CARRY condition is present. i.e. the CARRY FLAG is '0'.

RET NZ The instruction will only be performed if a NON-ZERO condition is satisfied. i.e. the ZERO FLAG is '0'.

RET P The instruction will only be performed if the sign flag in the F register is positive. i.e. $S = 1$.

RET PE The instruction will only be performed if the PARITY is EVEN. This means the P/V flag is SET (1).

RET PO The instruction will only be performed if the PARITY is ODD. This means the P/V flag is reset (0).

RET Z The instruction will only be performed if the ZERO flag is SET (1).

RETI Return from INTERRUPT.

RETN Return from non-maskable INTERRUPT.

RL () The content of the memory location contained in () is rotated to the left, through the carry bit.

RL A,B,C,etc The contents of the register is rotated one bit position to the left, through the carry bit.

RLA This is a one-byte instruction of **RL A** and rotates the contents of the accumulator one bit position to the left, through the carry bit.

RLC () The contents of a memory location pointed to by the contents of the location in () is shifted one bit to the left but not through the carry. The C flag is set to the original status of the register's least significant bit.

RLC A,B,etc The contents of the indicated register is shifted one bit position to the left. It does not shift through the carry bit but does set the C flag to the original status of the register's most significant bit.

RLCA This is a one byte instruction of **RLC A** and operates as above.

RLD The 4 low-order bits of a memory location (pointed to by the contents of register pair in brackets) are transferred to the 4 high-order bits of the same memory location. The 4 high-order bits are transferred into the 4 low-order bits of the accumulator. The previous 4 low-order bits of the accumulator are transferred to the 4 low-order bits of the memory location specified above.

RR () Rotate the contents of a memory location pointed to by the contents of the register in () to the right, through the carry bit.

RR A,B,C etc Rotate the indicated register to the right through the carry bit.

RRA Rotate the accumulator right, through the carry bit.

RRC () Rotate the contents of a memory location pointed to by the contents of the register in () to the right but not through the carry bit. The C flag is set to the status of the register's least significant bit.

RRC A,B,etc Rotate register to the right but not through the carry bit.

RRCA A one-byte instruction for **RRC A**.

RRD The 4 high-order bits of a memory location (pointed to by the contents of register pair HL) are transferred to the 4 low-order bits of the same location. The 4 low-order bits are transferred to the 4 low-order bits of the accumulator. The previous 4 low-order bits of the accumulator are transferred to the 4 high-order bits of the memory location specified above. A special one-

RST 00 A special one-byte subroutine call directive called RESTART.
RST 00 will restart at page zero, location 00. i.e. 00 00
RST 08 will restart at location 08. i.e. 00 08 etc.

SBC A,() Subtract the contents of memory pointed to by the contents of the register pair in () and the carry flag from the accumulator. Store the result in the accumulator.

SBC A,B The contents of the B register and the carry flag (the C flag in the F register) are subtracted from the contents of the accumulator. The result is stored in the accumulator.

SCF The carry flag (the C flag in the F register) is set to 1.

SET 0,() Bit 0, etc at the memory location pointed to by the contents of the register in () is set to 1.

SET 0,B The indicated bit in the selected register is set to 1.

SLA () SHIFT LEFT ARITHMETIC. Shift the contents of the memory location pointed to by the contents of the register in () one bit to the left, resetting the least significant bit to 0.

SLA A,B,etc Shift the contents of the specified register left one bit, resetting the least significant bit to 0.

SRA () SHIFT RIGHT ARITHMETIC. Shift the contents of a memory location pointed to by the contents of the register in () to the right. The high-order bit is not altered. Bit 0 is shifted into the carry bit.

SRA A,B,etc Shift the contents of a register one bit to the right. High-order bit is unchanged. Bit 0 is shifted into the carry bit.

SRL () SHIFT RIGHT LOGICAL. The contents of the memory location pointed to by the contents of the register in () are shifted to the right. Bit 7 is reset to 0. Bit 0 is shifted into the carry bit.

SRL A,B,etc The contents of the indicated register is shifted one bit position to the right. Bit 7 is reset to 0. Bit 0 is shifted into the carry bit.

SUB () Subtract the contents of the memory location pointed to by the contents of the register in () from the accumulator.

SUB A,B,etc Subtract the contents of the specified register from the accumulator.

SUB dd Subtract immediate data from the accumulator.

XOR () Perform the Exclusive-OR operation on data pointed to by the contents of the register in () with the accumulator.

XOR A,B,etc Exclusive-OR the contents of the specified register with the accumulator.

XOR dd Exclusive-OR the immediate data with the accumulator.