

# **Final Project**

Darren Codipilly, Brandon Quant

COEN 122

Wednesday 2:15-5:00

**Abstract:**

For this project we created a datapath that takes in custom assembly instructions and converts those instructions into machine language. The components of the project include muxes, ALUs, the program counter, the instruction memory, the register file, the sign extender, the control unit, the data memory, and the various gates and buffers.

**Description of the CPU:**

For the instruction fetch stage, we start with the mux and based on the selects of the mux, the 32 bit value is then passed to the program counter. The program counter contains the address or location of the instruction being executed at the current time. Then the 8 bit output is then the input for the first ALU, the instruction memory, and the IF/ID buffer. The instruction memory holds the instructions that need to be decoded and executed. Then the 32 output of the instruction memory is then also passed as the input for the ID/IF buffer. The IF/ID connects the instruction fetch and the instruction decode stages, where the instruction memory and program counter are passed through.

For the instruction decode stage, the instruction memory is 32 bits, where 2 sets of six bits represent the registers that are inputs to the register file. The write address input comes from the write back stage for the rd register. The dataIn and the write inputs come from the memory access stage. The 4 most significant bits of the instruction memory would be the opcode and input to the control unit, where the control unit sets the flags and the aluOp. The 22 least significant bits of the instruction memory that are passed through the IF/ID buffer are extended to 32 bits in the sign extender. This output, along with the program counter output that is passed through the IF/ID buffer passes through the second ALU, where this output is then passed to the ID/EX buffer. All the outputs of this stage are passed through as inputs of the ID/EX buffer.

For the execution stage, the outputs from the register file that are passed through the ID/EX buffer are the inputs for the data memory. The rd register input is passed through as an input for the EX/WB buffer. The flags of MemRead and MemWrite are inputs into the data memory and the ALUOp is the select for the third ALU. The rest of the flags are passed through as inputs to the EX/WB buffer. The inputs of the third ALU would be the outputs of the register file that is passed through the ID/EX buffer. The outputs of the third ALU as well as the N and Z flags are passed through the EX/WB buffer. Also, the output of the second ALU passes straight through to the EX/WB buffer.

For the memory/write back stage, we have 2 AND gates, where the first AND gates' inputs are the N and Branch Neg flags while the second AND gates' inputs are the Z and Branch Zero flags. The output of these 2 AND gates are inputs to an OR gate which also takes in the input of the jump flag. This output is then one of the selects for the first MUX in the instruction fetch

stage. The inputs of the second mux would be the third ALU's output, the data memory output and the second ALU's output which are all passed through from the EX/WB buffer. The selects for the mux are MemtoReg and PCtoReg flags. The output of this second mux is the input is data input for the register file. The outputs of the third ALU and the data memory become the inputs for the first mux. The rd output becomes the write address for the register file in the instruction decode stage.

### Truth Table for Control:

| Op-code | regWrite | memtoReg | PCtoReg | branchN | branchZ | jump | jumpMem | memRead | memWrite | aluOp |
|---------|----------|----------|---------|---------|---------|------|---------|---------|----------|-------|
| 0000    | 0        | 0        | 0       | 0       | 0       | 0    | 0       | 0       | 0        | 0100  |
| 1111    | 1        | 0        | 1       | 0       | 0       | 0    | 0       | 0       | 0        | 0100  |
| 1110    | 1        | 1        | 0       | 0       | 0       | 0    | 0       | 1       | 0        | 0100  |
| 0011    | 0        | 0        | 0       | 0       | 0       | 0    | 0       | 0       | 1        | 0100  |
| 0100    | 1        | 0        | 0       | 0       | 0       | 0    | 0       | 0       | 0        | 0000  |
| 0101    | 1        | 0        | 0       | 0       | 0       | 0    | 0       | 0       | 0        | 0001  |
| 0110    | 1        | 0        | 0       | 0       | 0       | 0    | 0       | 0       | 0        | 0010  |
| 0111    | 1        | 0        | 0       | 0       | 0       | 0    | 0       | 0       | 0        | 0011  |
| 1000    | 0        | 0        | 0       | 0       | 0       | 1    | 0       | 0       | 0        | 0100  |
| 1001    | 0        | 0        | 0       | 0       | 1       | 0    | 0       | 0       | 0        | 0100  |
| 1010    | 0        | 0        | 0       | 0       | 0       | 0    | 1       | 1       | 0        | 0100  |
| 1011    | 0        | 0        | 0       | 1       | 0       | 0    | 0       | 0       | 0        | 0100  |

**Summation Code:**

//Assume  $x_0 = 0$ ,  $x_1 = rs$ ,  $x_2 = rt$ ,  $x_7 = 3$ ,  $x_8 = 1$ ,  $x_9 = rd$

ADD  $x_3, x_1, x_2$

SUB  $x_3, x_3, x_8$  // $x_3 = rs + rt - 1$

LDPC  $x_5, 7$

SUB  $x_4, x_3, x_1$  // $(rs - rt - 1) - i$

BRZ  $x_5$

LD  $x_6, [x_1]$  // $x_6 = \text{memory}[i]$


ADD  $x_0, x_0, x_6$


INC  $x_1, x_1$


J  $x_7$


STUR  $x_0, x_9$

## Waveforms:











## **Runtime Evaluation of CPU**

### Theoretical

Runtime of CPU = 1(delay of instruction memory) + 1(delay of data memory) + 1(delay of register file) + 3(delay of ALU)

$$= 1(2\text{ns}) + 1(2\text{ns}) + 1(1.5\text{ns}) + 3(2\text{ns}) = 10.5 \text{ ns}$$

$$10.5\text{ns} * 36 \text{ instructions} = \mathbf{378 \text{ ns}}$$

### Actual Runtime:

$$\text{Total runtime} = \mathbf{360 \text{ ns}}$$